

# 3V 1G-bit SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI/DTR





# **TABLE OF CONTENTS**

TABLE OF CONTENTS	2
1 FEATURES	5
2 GENERAL DESCRIPTIONS	6
3 ORDERING INFORMATION	7
4 BLOCK DIAGRAM	8
5 CONNECTION DIAGRAMS	9
6 SIGNAL DESCRIPTIONS	12
6.1 Chip Select (/CS)	12
6.2 Serial Data Input, Output and IOs (SI, SO and IO <sub>0</sub> , IO <sub>1</sub> , IO <sub>2</sub> , IO <sub>3</sub> )	12
6.3 Write Protect (/WP)	12
6.4 HOLD (/HOLD)	
6.5 Serial Clock (CLK)	12
6.6 Reset (/RESET)	12
7 FUNCTIONAL DESCRIPTIONS	13
7.1 SPI / QPI Operations	13
7.1.1 Standard SPI Instructions	
7.1.2 Dual SPI Instructions	13
7.1.3 Quad SPI Instructions	13
7.1.4 SPI / QPI DTR Read Instructions	
7.1.5 QPI Instructions	
7.1.6 3-Byte / 4-Byte Address Modes	
7.1.7 Hold Function	
7.1.8 Software Reset & Hardware / RESET pin	
7.2 Write Protection	
7,2.1 Write Protect Features	
8 STATUS AND EXTENDED ADDRESS REGISTERS	
8.1 Status Registers	
8.1.1 Erase/Write in Progress (BUSY) – Status Only	
8.1.2 Write Enable Latch (WEL) – Status Only	
8.1.3 Block Protect Bits (BP4, BP3, BP2, BP1, BP0) – Volatile/Non-Volatile Writable	
8.1.4 Complement Protect (CMP) – Volatile/Non-Volatile Writable	
8.1.5 Status Register Protect (SRP1, SRP0) – Volatile/Non-Volatile Writable	
8.1.6 Erase/Program Suspend Status (SUS) – Status Only	
8.1.7 Security Register Lock Bits (LB3, LB2, LB1) – Volatile/Non-Volatile OTP Writable	
8.1.8 Quad Enable (QE) – Volatile/Non-Volatile Writable	
8.1.9 Output Driver Strength (DRV1, DRV0) – Volatile/Non-Volatile Writable	
8.1.10 /HOLD or /RESET Pin Function (HOLD/RESET) – Volatile/Non-Volatile Writable	
8.1.11 Dummy Cycle Bits	
8.1.12 Current Address Mode (ADS) – Status Only	
8.1.13 Power-Up Address Mode (ADP) – Non-Volatile Writable	
8.1.14 Reserved Bits – Non Functional	
8.2 Extended Address Register – Volatile Writable Only	
9 INSTRUCTIONS	
9.1 Device ID and Instruction Set Tables	





9.1.1 Manufacturer and Device Identification	25
9.1.2 Instruction Set Table 1 (Standard/Dual/Quad SPI Instructions)[1]	26
9.1.3 Instruction Set Table 2 (Standard/Dual/Quad SPI Instructions, 3-Byte Address Mode)[1]	<sup>]</sup> 27
9.1.4 Instruction Set Table 3 (QPI Instructions, 3-Byte Address Mode)[10]	28
9.1.5 Instruction Set Table 4 (DTR with SPI Instructions)	30
9.1.6 Instruction Set Table 5 (DTR with QPI Instructions)	30
9.1.7 Instruction Set Table 6 (Standard/Dual/Quad SPI Instructions ,4-Byte Address Mode)[1]	<sup>]</sup> 31
9.1.8 Instruction Set Table 7 (QPI Instructions, 4-Byte Address Mode)[13]	32
9.2 Instruction Descriptions	34
9.2.1 Write Enable (06h)	34
9.2.2 Write Enable for Volatile Status Register (50h)	34
9.2.3 Write Disable (04h)	35
9.2.4 Read Status Register-1/2/3 (05h/35h/15h)	35
9.2.5 Write Status Register-1/2/3 (01h/31h/11h)	36
9.2.6 Read Extended Address Register (C8h)	38
9.2.7 Write Extended Address Register (C5h)	39
9.2.8 Enter 4-Byte Address Mode (B7h)	40
9.2.9 Exit 4-Byte Address Mode (E9h)	40
9.2.10 Read Data (03h)	41
9.2.11 Read Data with 4-Byte Address (13h)	41
9.2.12 Fast Read (0Bh)	42
9.2.13 Fast Read with 4-Byte Address (0Ch)	43
9.2.14 DTR Fast Read (0Dh)	
9.2.15 Fast Read Dual Output (3Bh)	
9.2.16 Fast Read Dual Output with 4-Byte Address (3Ch)	46
9.2.17 Fast Read Quad Output (6Bh)	47
9.2.18 Fast Read Quad Output with 4-Byte Address (6Ch)	
9.2.19 Fast Read Dual I/O (BBh)	
9.2.20 Fast Read Dual I/O with 4-Byte Address (BCh)	
9.2.21 DTR Fast Read Dual I/O (BDh)	
9.2.22 Fast Read Quad I/O (EBh)	
9.2.23 Fast Read Quad I/O with 4-Byte Address (ECh)	55
9.2.24 DTR Fast Read Quad I/O (EDh)	
9.2.25 Word Read Quad I/O (E7h)	58
9.2.26 Set Burst with Wrap (77h)	
9.2.27 Page Program (02h)	
9.2.28 Page Program with 4-Byte Address (12h)	
9.2.29 Quad Input Page Program (32h)	
9.2.30 Sector Erase (20h)	
9.2.31 Sector Erase with 4-Byte Address (21h)	
9.2.32 32KB Block Erase (52h)	
9.2.33 32KB Block Erase with 4-Byte Address (5Ch)	
9.2.34 64KB Block Erase (D8h)	
9.2.35 64KB Block Erase with 4 Byte Address (DCh)	
9.2.36 Chip Erase (C7h / 60h)	
9.2.37 Erase / Program Suspend (75h)	
9.2.38 Erase / Program Resume (7Ah)	71





9.2.39 Power-down (B9h)	72
9.2.40 Release Power-down / Device ID (ABh)	73
9.2.41 Read Manufacturer / Device ID (90h)	74
9.2.42 Read Manufacturer / Device ID Dual I/O (92h)	75
9.2.43 Read Manufacturer / Device ID Quad I/O (94h)	76
9.2.44 Read Unique ID Number (4Bh)	77
9.2.45 Read JEDEC ID (9Fh)	78
9.2.46 Read SFDP Register (5Ah)	79
9.2.47 Erase Security Registers (44h)	90
9.2.48 Program Security Registers (42h)	91
9.2.49 Read Security Registers (48h)	92
9.2.50 Set Read Parameters (C0h)	93
9.2.51 Burst Read with Wrap (0Ch)	94
9.2.52 DTR Burst Read with Wrap (0Eh)	95
9.2.53 Enter QPI Mode (38h) and Exit QPI Mode (FFh)	96
9.2.54 Enable Reset (66h) and Reset Device (99h)	97
10 ELECTRICAL CHARACTERISTICS	98
10.1 Operating Ranges <sup>[1]</sup>	98
10.2 Absolute Maximum Ratings <sup>[1]</sup>	98
10.3 AC Measurement Conditions <sup>[1]</sup>	98
10.4 Capacitance	99
10.5 Power-Up and Power-Down Timing <sup>[1]</sup>	99
10.5.1 Power Down Requirement	100
10.6 DC Electrical Characteristics <sup>[1]</sup>	101
10.7 AC Electrical Characteristics [5]	103
10.8 Serial Output Timing	107
10.9 Serial Input Timing	107
10.10 /HOLD Timing	107
10.11 /WP Timing	107
11 PACKAGE SPECIFICATIONS	108
11.1 SOP 300mil 16L (Package Code K)	
11.2 WSON 6x8 8L (Package Code X)	109
11.3 TFBGA 6x8 24ball (Package Code B2, 5x5 ball array)	110
12 REVISION LIST	111
IMPORTANT NOTICE	112



## 1 FEATURES

## New Family of SpiFlash Memories

- XM25QH01D: 1G-bit / 128M-Byte
- Standard SPI: CLK, /CS, SI, SO, /WP, /Hold
- Dual SPI: CLK, /CS, IO<sub>0</sub>, IO<sub>1</sub>, /WP, /Hold
- Quad SPI: CLK, /CS, IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub>, IO<sub>3</sub>
- QPI: CLK, /CS, IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub>, IO<sub>3</sub>
- SPI/QPI DTR (Double Transfer Rate) Read

#### Highest Performance Serial Flash

- 166MHz Single, Dual/Quad SPI Fast Read
- 108MHz Normal Read
- 108MHz DTR Read
- Configurable dummy cycle number for fast read operation
- More than 100,000 erase/program cycles
- More than 20-year data retention

#### Efficient "Continuous Read" and QPI Mode

- Continuous Read with 8/16/32/64-Byte Wrap
- Quad Peripheral Interface (QPI) reduces instruction overhead
- Allows true XIP (execute in place) operation

#### High performance program/erase speed

- Page program time: 0.25 ms typical
- Sector erase time: 25 ms typical
- 32KB Block erase time 80 ms typical
- 64KB Block erase time 120 ms typical
- Chip erase time: 50 seconds typical

## Single Power Supply Voltage

Full voltage range: 2.3-3.6V

## Low Power Consumption

- 50 μA typical standby current
- 2 μA typical deep power down current
- 18 mA typical active read current (80MHz Quad I/O)

#### • Flexible Architecture

- Uniform Sector/Block Erase (4K/32K/64K-Byte)
- Program 1 to 256 Byte per programmable page
- Erase/Program Suspend & Resume

## Advanced Security Features

- Software and Hardware Write-Protect
- Power Supply Lock-Down and OTP protection
- Top/Bottom, Complement array protection
- 128-Bit Unique ID for each device
- Support Serial Flash Discoverable Parameters (SFDP) signature
- 3x2048-Byte Security Registers with OTP Locks
- Volatile & Non-volatile Status Register Bits

## • Space Efficient Packaging

- SOP 300mil 16L
- WSON 6x8 8L

Rev1.0 Issue Date: 2025/03/12

- TFBGA 6x8 24ball
- Contact XMC for KGD and other options



## **2 GENERAL DESCRIPTIONS**

The XM25QH01D (1G-bit) is a serial interface Flash memory device designed for operating on a single power supply from 2.3-3.6V with current consumption as low as 2  $\mu$ A at deep power-down in which program code is shadowed from Flash memory into embedded or external RAM for execution. The flexible erase architecture of the device with its page erase granularity is ideal for data storage as well, eliminating the need for additional data storage devices.

There are 524,288 programmable pages (256-Bytes each) configured in the device and up to 256 Bytes can be programmed at a time. The groups of 16 (4KB sector erase), groups of 128 (32KB block erase), groups of 256 (64KB block erase) or the entire chip (chip erase) allow Pages to be erased. The device has 32768 erasable sectors and 2048 erasable blocks respectively. The small 4KB sectors afford greater flexibility for applications requiring data and parameter to be stored.

The device support standard Serial Peripheral Interface (SPI), Dual/Quad I/O SPI as well as 2-clocks instruction cycle Quad Peripheral Interface (QPI), including Serial Clock, Chip Select, Serial Data I/O $_0$  (SI), I/O1 (SO), I/O $_2$  (/WP) and I/O $_3$  (/HOLD). It also supports SPI clock frequencies up to 166MHz, allowing equivalent clock rates of 332MHz for Dual I/O and 664MHz for Quad I/O when running Fast Read Dual/Quad I/O and QPI instructions. device also adds support for DTR (Double Transfer Rate) instructions, which can exceed the transfer rates of standard Asynchronous 8 and 16-bit Parallel Flash memories. with a 24-bit address being read in just 8-clocks of instruction overhead, the Continuous Read Mode enables efficient memory access, allowing true XIP (execute in place) operation.

Moreover, there are a Hold pin, Write Protect pin and programmable write protection with top or bottom array control to provide further control flexibility. Additionally, the device supports JEDEC standard manufacturer and device ID and SFDP Register, a 128-bit Unique Serial Number and three 2048-Bytes Security Registers.

#### **Read performance Comparison Table**

#### (STR Mode)[1]

Numbers of Dummy Cycles	Fast Read (0BH) (MHZ)	Fast Read Dual Output (3BH) (MHZ)	Fast Read Quad Output (6BH) (MHZ)	Fast Read Dual I/O (BBH) (MHZ)	Word Read Quad I/O (E7H) (MHZ)	Fast Read Quad I/O (EBH) (MHZ)
4	-	-	-	108*	108*	108
6	-	-	-	-	-	166*
8	166*	166*	166*	166	166	166
10	-	-	-	-	-	166

#### (DTR Mode)[1]

Numbers of Dummy Cycles	DTR Fast Read (0DH) (MHZ)	DTR Fast Read Dual I/O (BDH) (MHZ)	DTR Fast Read Quad I/O (EDH) (MHZ)
4	66	66	66
6	90*	90*	66
8	90	90	90*
10	108	108	108


Note:

[1] \* Mean default status;



## **3 ORDERING INFORMATION**

The ordering part number is formed by a valid combination of the following:



#### Note

[1] This option code is not included on the part marking

[2] "Q" & "G" default "Dedicate reset open and DQS disable";



# **4 BLOCK DIAGRAM**


High Voltage Generators Address Register X -decoder Array Cell CLK SR Register /CS Y-decoder SPI command & Control Logic /HOLD or /RESET (IO<sub>3</sub>) Write Sense **PGM** Command State Register Machine /WP (IO<sub>2</sub>) SO (IO<sub>1</sub>) Data SRAM Register SI (IO<sub>0</sub>)

Figure 4-1 XM25QH01D Serial Flash Memory Block Diagram



## **5 CONNECTION DIAGRAMS**

Figure 5-1 16-pin SOP 300mil 16L (Package Code K)



## Pin Description SOP 300mil 16L

PIN NO.	PIN NAME	I/O	FUNCTION
1	/HOLD or /RESET (IO <sub>3</sub> )	I/O	Hold or Reset Input (Data Input Output 3)(2)
2	VCC		Power Supply
3	/RESET	I	Reset Input
4	N/C		No Connect
5	N/C		No Connect
6	N/C		No Connect
7	/CS	I	Chip Select Input
8	SO (IO <sub>1</sub> )	I/O	Data Output (Data Input Output 1) <sup>(1)</sup>
9	/WP (IO <sub>2</sub> )	I/O	Write Protect Input (Data Input Output 2)(2)
10	GND		Ground
11	N/C		No Connect
12	N/C		No Connect
13	N/C		No Connect
14	N/C		No Connect
15	SI (IO <sub>0</sub> )	I/O	Data Input (Data Input Output 0)(1)
16	CLK	I	Serial Clock Input

## Notes:

- 1.  $IO_0$  and  $IO_1$  are used for Standard and Dual SPI instructions.
- 2. IO<sub>0</sub> IO<sub>3</sub> are used for Quad SPI instructions, /HOLD (or /RESET) function is only available for Standard/Dual SPI.




Figure 5-2 8-pin WSON (Package Code X)

## Pin Description WSON 6x8 8L

PIN NO.	PIN NAME	I/O	FUNCTION
1	/CS	I	Chip Select Input
2	SO (IO <sub>1</sub> )	I/O	Data Output (Data Input Output 1) <sup>[1]</sup>
3	/WP (IO <sub>2</sub> )	I/O	Write Protect Input ( Data Input Output 2) <sup>[2]</sup>
4	GND		Ground
5	SI (IO <sub>0</sub> )	I/O	Data Input (Data Input Output 0) <sup>[1]</sup>
6	CLK	ı	Serial Clock Input
7	/HOLD or /RESET (IO <sub>3</sub> )	I/O	Hold or Reset Input (Data Input Output 3) <sup>[2]</sup>
8	VCC		Power Supply

#### Notes:

[1] IO<sub>0</sub> and IO<sub>1</sub> are used for Standard and Dual SPI instructions;

[2] IO<sub>0</sub> – IO<sub>3</sub> are used for Quad SPI instructions, /WP & /HOLD (or /RESET) functions are only available for Standard/Dual SPI



(C1)

NC

(D1)

NC

NC

(C2)

/CS

(D2)

SO(IO<sub>1</sub>)

(E2)

NC

24-ball TFBGA, 5x5 Ball Array

(C3)

NC

(D3)

SI(IO<sub>0</sub>)

(E3)

NC

(C4)

/WP(IO<sub>2</sub>)

(D4)

/HOLD Or /RESET(IO<sub>3</sub>)

(E4)

NC

(C5)

NC

(D5)

NC

(E5)

NC

## Pin Description SOP 300mil 16L

BALL NO.	PIN NAME	I/O	FUNCTION
A4	/RESET	ļ	Reset Input
B2	CLK	I	Serial Clock Input
В3	GND		Ground
B4	VCC		Power Supply
C2	/CS	I	Chip Select Input
C4	/WP (IO <sub>2</sub> )	I/O	Write Protect Input (Data Input Output 2) <sup>(2)</sup>
D2	SO (IO <sub>1</sub> )	I/O	Data Output (Data Input Output 1) <sup>(1)</sup>
D3	SI (IO <sub>0</sub> )	I/O	Data Input (Data Input Output 0) <sup>(1)</sup>
D4	/HOLD or /RESET (IO <sub>3</sub> )	I/O	Hold or Reset Input (Data Input Output 3) <sup>(2)</sup>
Multiple	NC		No Connect

Note:

[1]  $IO_0$  and  $IO_1$  are used for Standard and Dual SPI instructions;

 $\begin{tabular}{l} \end{tabular} \begin{tabular}{l} \end{tabula$ 



## **6 SIGNAL DESCRIPTIONS**

## 6.1 Chip Select (/CS)

The SPI Chip Select (/CS) pin is used to operate the device. The device is deselected when /CS is high and the serial data output (SO, or IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub>, IO<sub>3</sub>) pins are under high impedance. When deselected, the devices power consumption will be at standby levels except when there is an internal erase, program or write status register cycle in progress. When /CS is low the device will be selected, power consumption will increase to the active levels and instructions can be written to and data read from the device. After power-up, /CS must change from high to low before a new instruction will be accepted. The /CS input must track the VCC supply level at power-up and power-down (as indicated in "Write Protection" and Figure 10-2). Note that there was an internal pull-up resistor on the /CS pin to achieve this.

## 6.2 Serial Data Input, Output and IOs (SI, SO and IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub>, IO<sub>3</sub>)

The device supports standard SPI, Dual SPI and Quad SPI operation.

The Standard SPI instructions write instructions, addresses or data to the device serially on the rising edge of the serial clock (CLK) input pin with the use of the unidirectional SI (input) pin. Standard SPI also uses the unidirectional SO (output) to read data or status from the device on the falling edge of CLK.

The Dual and Quad SPI instructions use bidirectional IO pins to serially write instructions, addresses or data to the device on the rising edge of CLK and read data or status from the device on the falling edge of CLK. The Quad SPI instructions demands that the non-volatile Quad Enable bit (QE) in Status Register-2 be set. When QE=1, the /WP pin turns into IO<sub>2</sub> and /HOLD pin becomes IO<sub>3</sub>.

## 6.3 Write Protect (/WP)

To prevent the Status Register from being written, the Write Protect (/WP) pin can be configured. When the Status Register's Block Protect (CMP, BP4, BP3, BP2, BP1 and BP0) bits work together with the Status Register Protect (SRP) bits, anything from a small 4KB sector to an entire memory array can be protected by hardware. The /WP pin is active low. When the QE bit of Status Register-2 is set to Quad I/O, the /WP pin function is not available as this pin is used for IO<sub>2</sub>. Figure 5-1/2/3 reveals the pin configuration of Quad I/O operation. Note that there was an internal pull-up resistor on the /WP pin to avoid accidentally trigging WP function by pin floating.

## 6.4 HOLD (/HOLD)

The /HOLD pin allows the device to be suspended while it is actively selected. When /HOLD is set low, the SO pin will be under high impedance as /CS is low and the signals on the DI and CLK pins will be ignored (of no concern) When /HOLD is set high, device operation can be resumed. The /HOLD function can be helpful when multiple devices share the same SPI signals. The /HOLD pin is active low. When the QE bit of Status Register-2 is set to Quad I/O, the /HOLD pin function is not available since this pin is being used for IO<sub>3</sub>. Figure 5-1/2/3 shows the pin configuration of Quad I/O operation. Note that there was an internal pull-up resistor on the /HOLD pin to avoid accidentally trigging HOLD function by pin floating.

## 6.5 Serial Clock (CLK)

The SPI Serial Clock Input (CLK) pin provides timing for serial input and output operations. ("See SPI Operations").

## 6.6 Reset (/RESET)

The /RESET pin enables the controller to reset the device. For 8-pin packages, when QE=0, the IO<sub>3</sub> pin can be configured as either the /HOLD pin or the /RESET pin, depending on Status Register setting. When QE=1, the /HOLD or /RESET function is not available for the 8-pin configuration. Note that there was an internal pull-up resistor on the /RESET pin to avoid accidentally trigging /RESET function by pin floating.



## 7 FUNCTIONAL DESCRIPTIONS

## 7.1 SPI / QPI Operations

POWER UP **Device Initialization** Standard SPI Enable Disable &Status Register Refresh **Dual SPI** QPI QPI QPI (Non-Volatile Cells) Quad SPI (38H)(FFH) QPI RESET Hardware SPI RESET Hardware (66H+99H) (66H+99H) Reset Reset

Figure 7-1 XM25QH01D Serial Flash Memory Operation Diagram

#### 7.1.1 Standard SPI Instructions

The device of XM25QH01D features a serial peripheral interface on four signals bus, namely, Serial Clock (CLK), Chip Select (/CS), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. The Input data is latched on the rising edge of CLK and data shifts out on the falling edge of CLK. For Mode 0, the CLK signal is typically low on the falling and rising edges of /CS. For Mode 3, the CLK signal is typically high on the falling and rising edges of /CS.

#### 7.1.2 Dual SPI Instructions

When using instructions such as "Fast Read Dual Output (3Bh)" and "Fast Read Dual I/O (BBh)", the Dual SPI operation is supported in the device. These instructions allow data to be transferred to or from the device at twice the rate of the standard SPI. When working in the Dual SPI instructions, the SI and SO pins act as bidirectional I/O pins:  $IO_0$  and  $IO_1$ .

## 7.1.3 Quad SPI Instructions

When using the "Quad Output Fast Read" and "Quad I/O Fast Read" (6BH, EBH) instructions, the Quad SPI operation is supported in the device. These instructions allow data to be transferred to or from the device at four times the rate of the standard SPI. When working in the Quad SPI instructions, the SI and SO pins act as bidirectional I/O pins: IO<sub>0</sub> and IO<sub>1</sub>, and the /WP and /HOLD pins act as bidirect<sub>io</sub>nal I/O pins: IO<sub>2</sub> and IO<sub>3</sub>. The Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register set to 1

#### 7.1.4 SPI / QPI DTR Read Instructions

Throughput of read operations can be effectively improved without increasing the serial clock frequency by device introducing multiple DTR (Double Transfer Rate) Read instructions that support Standard/Dual/Quad SPI and QPI modes. Similar to all other SPI/QPI instructions, the Byte-long instruction code is still latched into the device on the rising edge of the serial clock. When the device uses the DTR instruction code, the address input and data output will be latched on the rising as well as falling edges of the serial clock.

#### 7.1.5 QPI Instructions

The device supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Dual/Quad SPI mode to QPI mode using the "Enable the QPI (38H)" instruction. The QPI mode utilizes all four IO pins to input the command code with less serial clocks to improve system performance in an XIP environment.

Standard/Dual/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given times. The "Enter QPI (38h)" and "Exit QPI (FFh)" instructions are applied to switch the device between these two modes.

Upon power-up or after a software reset with "Reset (99h)" instruction, the default state of the device is Standard/Dual/Quad SPI mode. The QPI commands require the non-volatile Quad Enable bit (QE) in Status Register set to 1. When the QPI instruction is under function, the SI and SO pins become bidirectional  $IO_0$  and  $IO_1$ , and the /WP and /HOLD pins become  $IO_2$  and  $IO_3$  respectively. The device's operation modes are shown in Figure 7-1.

## 7.1.6 3-Byte / 4-Byte Address Modes

The XM25QH01D provides two Address Modes that can be used to specify any byte of data in the memory array. The 3-Byte Address Mode is backward compatible to older generations of serial flash memory that only support up to 128M-bit data. To address the 1G-bit or more data in 3-Byte Address Mode, Extended Address Register must be used in addition to the 3-Byte addresses.

4-Byte Address Mode is designed to support Serial Flash Memory devices from 1G-bit to 32G-bit. The extended Address Register is not necessary when the 4-Byte Address Mode is enabled.

Upon power up, the XM25QH01D can operate in either 3-Byte Address Mode or 4-Byte Address Mode, depending on the Non-Volatile Status Register Bit ADP (S17) setting. If ADP=0, the device will operate in 3-Byte Address Mode; if ADP=1, the device will operate in 4-Byte Address Mode. The factory default value for ADP is 0.

To switch between the 3-Byte or 4-Byte Address Modes, "Enter 4-Byte Mode (B7h)" or "Exit 4-Byte Mode (E9h)" instructions must be used. The current address mode is indicated by the Status Register Bit ADS (S16).

XM25QH01D also supports a set of basic SPI instructions which requires dedicated 4-Byte address regardless the device Address Mode setting. Please refer to Instruction Set Table 2 for details.

Rev1 0 Issue Date: 2025/03/12

#### 7.1.7 Hold Function

The /HOLD signal is designed to give the device permission to suspend operation when actively selected (when /CS is low) in Standard / Dual SPI operations. The HOLD function is available when QE=0. If QE=1, The HOLD function is disabled, and the /HOLD pin acts as dedicated data I/O pin. The /HOLD signal goes low to stop any serial communications with the device, except the operation of write status register, programming, or erasing in progress.

The operation of HOLD needs /CS keep low, and starts on falling edge of the /HOLD signal, with CLK signal being low. If not, HOLD operation will not start until CLK is low. The HOLD condition ends on rising edge of /HOLD signal with CLK being low. If not, HOLD operation will not end until CLK is low. The SO is high impedance, both SI and CLK don't care during the HOLD operation. When /CS is driven high during HOLD operation, the internal logic of the device will be reset. To re-start communication with the chip, the /HOLD must be at high and then /CS must be at low.

## 7.1.8 Software Reset & Hardware / RESET pin

The software Reset sequence allows the device to reset to the initial power on state (SPI/QPI mode) which must consist of two consecutive command: Enable Reset (66h) & Reset (99h). The device can also be configured under the hardware /RESET pin for the WSON-8 and TFBGA package types. The HOLD/RESET bit in the Status Register-3 is set for either /HOLD pin or RESET pin function. When the HOLD/RESET=0 (default) and HOLD/RESET=1, the pin acts as the /HOLD pin and /RESET pin respectively. When the QE bit is set to 1, the /HOLD or /RESET function will be disabled and the pin will act as one of the four data I/O pins. Of all the input signals, the hardware /RESET pin has the highest priority.

It will take approximately tSR for the device to restore if the command sequence is successfully received, and no commands will be accepted during reset. Any on-going external/internal operations will be interrupted by driving /RESET low for a minimum period of ~1us (tRESET\*), regardless the status of other SPI signals (/CS, CLK, IOs, /WP and/or /HOLD).

Note:

While a faster /RESET pulse (as short as a few hundred nanoseconds) generally resets the device, a minimum of 1us is recommended to ensure reliable operation.

Rev1.0 Issue Date: 2025/03/12

## 7.2 Write Protection

The possibility of noise and other adverse system conditions that may compromise data integrity must be taken into account in Applications working with non-volatile memory. There are several means to protect the data from being inadvertently written.

#### 7.2.1 Write Protect Features

- Reset of the device will be triggered when VCC falls below threshold
- Time delay write disable after Power-up
- Write enable/disable instructions and automatic write disable after erase or program
- Software and Hardware (/WP pin) write protection using Status Registers
- Write Protection with Power-down instruction
- Lock Down write protection for Status Register until the next power-up
- One Time Program (OTP) write protection for array and Security Registers using Status Register\*

As indicated in Figure 10-2, upon power-up or at power-down, the VCC voltage determines the status of device. While VCC is below the threshold value of  $V_{WI}$ . all operations are deactivated and no instructions are recognized. After the VCC voltage exceeds  $V_{WI}$ , all program and erase related instructions are further disabled for a time delay of tPUW, including Write Enable, Page Program, Sector Erase, Block Erase, Chip Erase and the Write Status Register. The /CS pin must track the VCC supply level at power-up status until the VCC-min level and tVSL time delay are met, and it must also keep track of the VCC supply level at power-down status to prevent adverse command sequence as indicated in

Figure 10-3. Note that there was an internal pull-up resistor on the /CS pin to achieve this.

After power-up, the device is automatically rendered write-disabled and the Write Enable Latch (WEL) in the Status Register is set to a 0. Before a Page/Erase/Write Status Register instruction can be accepted, a Write Enable instruction must be issued. After the instruction finished, the Write Enable Latch (WEL) is automatically cleared to a write-disabled state of 0.

Software controlled write protection is achieved by issuing the Write Status Register instruction and setting the Status Register Protect (SRP0, SRP1) and Block Protect (CMP, BP[4:0]) bits. These settings can set parts or the entire memory array as read-only. Used together with the Write Protect (/WP) pin, changes to the Status Register can be activated or deactivated under hardware control.

Further information on the above instructions can be referred to the Status Register section. Moreover, the Power-down instruction provides an extra level of write protection, as all instructions are omitted except for the Release Power-down instruction.

Rev1 0 Issue Date: 2025/03/12

<sup>\*</sup> Note: This feature requires special order. Please contact XMC for further details.



## 8 STATUS AND EXTENDED ADDRESS REGISTERS

The device supports three Status and Configuration Registers, including the Read Status Register-1/2/3 instructions. These instructions can be adopted to provide the availability status of the flash memory array, whether the device is write enabled or disabled, the state of write protection, the Quad SPI setting, the Security Register lock status, the Erase/Program Suspend status and the output driver strength.

While the Write Status Register instruction can be applied to configure the device write protection features, the Quad SPI setting, the Security Register OTP locks, Hold/Reset functions, output driver strength. Write access to the Status Register is determined by the state of the non-volatile Status Register Protect bits (SRP0, SRP1), the Write Enable instruction, and the /WP pin during Standard/Dual SPI operations.

## 8.1 Status Registers




Figure 8-1 Status Register-1

## 8.1.1 Erase/Write in Progress (BUSY) – Status Only

The BUSY bit will be reset to the state of 0, demonstrating the readiness of the device to accept further instructions when the instructions of program, erase or write status/security register instruction are executed.

When the device is performing a Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register or Erase/Program Security Register instruction, the BUSY bit is a read-only bit in the status register (S0) that is set to the state of 1. During this time, the device will ignore further instructions except the Read Status Register and Erase/Program Suspend instructions (as indicated by tW, tPP, tSE, tBE, and tCE in AC Characteristics).

## 8.1.2 Write Enable Latch (WEL) - Status Only

After the Write Enable Instruction is executed, the Write Enable Latch (WEL) is a read-only bit in the status register (S1) that is set to 1. The WEL status bit is cleared to 0 when the device is write disabled. At power-up or after the execution of any of the following instructions, namely, Write Disable, Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Erase Security Register and Program Security Register, the write disable state is achieved.



#### 8.1.3 Block Protect Bits (BP4, BP3, BP2, BP1, BP0) - Volatile/Non-Volatile Writable

As indicated by tW in AC characteristics, the Block Protect Bits (BP4, BP3, BP2, BP1 and BP0) are read/write bits in the status register (S6, S5, S4, S3, and S2) that provide Write Protection control and status. Block Protect bits can be set with the Write Status Register Instruction. It is possible for all, none or part of a memory array to be protected from Program and Erase instructions (The Status Register Memory Protection table can be referred to for more detailed). The factory default setting for the Block Protection Bits is 0, meaning that none of the arrays are protected.

## 8.1.4 Complement Protect (CMP) - Volatile/Non-Volatile Writable

The Complement Protect bit (CMP) which functions together with the BP4, BP4, BP2, BP1 and BP0 bits to provide greater flexibility for array protection is a read/write bit in the status register (S14). The default setting is CMP=0. It. Once CMP is set to 1, the array protection previously set by BP4, BP3, BP2, BP1 and BP0 will be reversed. For instance, when CMP=0, the top 64KB block can be protected while the rest of the array is unprotected; when CMP=1, the top 64KB block will become unprotected while the rest of the array become read-only. For more details, please refer to the Status Register Memory Protection table.

## 8.1.5 Status Register Protect (SRP1, SRP0) - Volatile/Non-Volatile Writable


The Status Register Protect bits (SRP1 and SRP0) control the method of write protection, that is, software protection, hardware protection, power supply lock-down or one time programmable (OTP) protection. And the SRP bits are read/write bits in the status register (S8 and S7).

SRP1	SRP0	/WP	Status Register	Description
0	0	х	Software Protection	/WP pin has no control. The Status Register can be written to after a Write Enable instruction, WEL=1. [Factory default]
0	1	0	Hardware Protected	When /WP pin is low the Status Register locked and cannot be written to.
0	1	1	Hardware Unprotected	When /WP pin is high the Status register is unlocked and can be written to after a Write Enable instruction, WEL=1.
1	0	х	Power Supply Lock-Down	Status Register is protected and cannot be written to again until the next power-down, power-up cycle. <sup>(1)</sup>
1	1	Х	One Time Program <sup>(2)</sup>	Status Register is permanently protected and cannot be written to (enabled by adding prefix command AAh, 55h,refer to the follow waveform).

#### Note:

[1] When SRP1, SRP0 = (1, 0), a power-down, power-up cycle will change SRP1, SRP0 to (0, 0) state;

[2] This feature is available upon special order. Please contact XMC for details.



One Time Program prefix command(AAh,55h)

S15 S14 S13 S12 S11 S10 S9 S8 SUS **CMP** LB3 LB2 (R) SRP1 LB1 QΕ Suspend Status (Status-Only) Complement Protect (Volatile/Non-Volatile Writable) Security Register Lock Bits (Volatile/Non-Volatile OTP Writable) Reserved Quad Fnable (Volatile/Non-Volatile Writable) Status Register Protect 1 (Volatile/Non-Volatile Writable)

Figure 8-2 Status Register-2

#### 8.1.6 Erase/Program Suspend Status (SUS) - Status Only

After running a Erase/Program Suspend (75h) instruction the Suspend Status bit is a read-only bit in the status register (S15) that is set to 1. The SUS status bit is cleared to 0 by Erase/Program Resume (7Ah) instruction and after power-down and power-up cycles.

## 8.1.7 Security Register Lock Bits (LB3, LB2, LB1) - Volatile/Non-Volatile OTP Writable


The Security Register Lock Bits (LB3, LB2, LB1) are non-volatile One Time Program (OTP) bits in the Status Register (S13, S12 and S11) that provide the write protect control and status to the Security Registers. The default state of LB3-1 is 0 and the Security Registers are unlocked. LB3-1 can be individually set to 1 using the Write Status Register instruction. LB3-1 is One Time Programmable (OTP), and once it is set to 1, the corresponding 2048-Byte Security Register will become permanently read-only.

## 8.1.8 Quad Enable (QE) - Volatile/Non-Volatile Writable

The Quad Enable (QE) bit that allows Quad SPI and QPI operation is a read/write bit in the status register (S9). When the QE bit is set to the state of 0, the /WP and /HOLD pin are enabled. When the QE bit is set to the state of 1, the Quad IO<sub>2</sub> and IO<sub>3</sub> pins are activated, and /WP and /HOLD pin functions are deactivated.

Before issuing an "Enter QPI (38h)" to switch the device from Standard/Dual/Quad SPI to QPI, the QE bit should be set to 1, otherwise the command will be ignored. When the device is in QPI mode, the QE bit will remain at 1. The "Write Status Register" command in QPI mode cannot change the QE bit from "1" to "0".





#### 8.1.9 Output Driver Strength (DRV1, DRV0) - Volatile/Non-Volatile Writable

The DRV1 & DRV0 bits are applied to determine the output driver strength for Read operations.

DRV1, DRV0	Driver Strength
0, 0	100%
0, 1	75%(default)
1, 0	50%
1, 1	25%

## 8.1.10 /HOLD or /RESET Pin Function (HOLD/RESET) - Volatile/Non-Volatile Writable

Setting the HOLD/RESET bit can determine whether the /HOLD or /RESET function will be implemented on the hardware pin for 8-pin packages. When HOLD/RESET=0, that is factory default, the pin acts as /HOLD; when HOLD/RESET=1, the pin acts as /RESET; however, /HOLD or /RESET functions are only available when QE=0. If QE equals to 1, the /HOLD and /RESET functions are disabled, and the pin acts as a dedicated data I/O pin.

## 8.1.11 Dummy Cycle Bits

The Dummy Cycle Bits (DC1&DC0) are used to determine the Max Frequency for Read operations.

## (STR Mode)

DC[1:0]	Numbers of Dummy clock cycles	Fast Read	Fast Read Dual Output	Fast Read Quad Output
00(default)	8	166MHz	166MHz	166MHz
01	8	166MHz	166MHz	166MHz
10	8	166MHz	166MHz	166MHz
11	8	166MHz	166MHz	166MHz



DC[1:0]	Numbers of Dummy clock cycles	Fast Read Dual I/O	Word Read Quad I/O
00(default)	4	108MHz	108MHz
01	8	166MHz	166MHz
10	4	108MHz	108MHz
11	8	166MHz	166MHz

DC[1:0]	Numbers of Dummy clock cycles	Fast Read Quad I/O
00(default)	6	166MHz
01	4	108MHz
10	8	166MHz
11	10	166MHz

#### (DTR Mode)

DC[1:0]	Numbers of Dummy clock cycles	DTR Fast Read	DTR Fast Read Dual I/O
00(default)	6	90MHz	90MHz
01	4	66MHz	66MHz
10	8	90MHz	90MHz
11	10	108MHz	108MHz

DC[1:0]	Numbers of Dummy clock cycles	DTR Fast Read Quad I/O
00(default)	8	90MHz
01	4	66MHz
10	6	66MHz
11	10	108MHz

## 8.1.12 Current Address Mode (ADS) - Status Only

The Current Address Mode bit is a read only bit in the Status Register-3 that indicates which address mode the device is currently operating in. When ADS=0, the device is in the 3-Byte Address Mode, when ADS=1, the device is in the 4-Byte Address Mode.

## 8.1.13 Power-Up Address Mode (ADP) - Non-Volatile Writable

The ADP bit is a non-volatile bit that determines the initial address mode when the device is powered on or reset. This bit is only used during the power on or device reset initialization period, and it is only writable by the non-volatile Write Status sequence (06h + 11h). When ADP=0(factory default), the device will power up into 3-Byte Address Mode, the Extended Address Register must be used to access memory regions beyond 128Mb. When ADP=1, the device will power up into 4-Byte Address Mode directly.

#### 8.1.14 Reserved Bits - Non Functional

There are several reserved Status Register bits that may be read out as "0" or "1" and it is recommended that the value of these bits be ignored. During the "Write Status Register" instruction, the Reserved Bits can be written as "0" without any implications.



## 8.2 Extended Address Register - Volatile Writable Only

In addition to the Status Registers, XM25QH01D provides a volatile Extended Address Register which consists of the 4th byte of memory address. The Extended Address Register is accessible by Read Extended Address Register (C8h) and Write Extended Address Register (C5h) instructions. The Extended Address Register is used only when the device is operating in the 3-Byte Address Mode (ADS=0). The separate 128Mb memory array ranges (or regions) of 00000000h–00FFFFFFh, 01000000h–01FFFFFFh, 02000000h–02FFFFFFh and 03000000h– 03FFFFFFh are accessible depending on the setting of Extended Address Register A25 and A24 bits as shown on the table below.

A26, A25, A24	Memory Array Address Range
0, 0, 0	00000000h - 00FFFFFh
0, 0, 1	01000000h – 01FFFFFh
0, 1, 0	02000000h – 02FFFFFh
0, 1, 1	03000000h - 03FFFFFh
1, 0, 0	04000000h – 04FFFFFh
1, 0, 1	05000000h – 05FFFFFh
1, 1, 0	06000000h – 06FFFFFh
1, 1, 1	07000000h – 07FFFFFh

Any command with dedicated 4-byte address input will use the 4<sup>th</sup> Address Byte (A31-A24) input and not the Extended Address Register. If the device powers up with ADP bit set to 1, or an "Enter 4-Byte Address Mode (B7h)" instruction is issued, the device will require 4-Byte address input for all address related instructions, and the Extended Address Register setting will be ignored. The 4<sup>th</sup> Byte Address input will not alter the content of Extended Address Register.

Upon power up or after the execution of a Software/Hardware Reset, the Extended Address Register values will be cleared to 0.

EA7 EA6 EA5 EA0 EA4 EA3 EA2 EA1 **A31** A30 **A29 A28 A27 A26 A25 A24** Reserved for higher densities 1Gb~32Gb (Volatile Writable Only) Address Bit A25&A24 =Address Range 256Mb~512Mb (Volatile Writable Only)

Figure 8-4 Extended Address Register



## XM25QH01D Status Register Memory Protection (CMP = 0)

	S	TATUS F	REGISTE	ER <sup>[1]</sup>	XM25QH01D (1G-bit) MEMORY PROTECTION <sup>[3]</sup>					
BP4	BP3	BP2	BP1	BP0	PROTECTED BLOCK(S)	PROTECTED ADDRESSES	PROTECTED DENSITY	PROTECTED PORTION <sup>(2)</sup>		
0	0	0	0	0	NONE	NONE	NONE	NONE		
0	0	0	0	1	2047	07FF0000h-07FFFFFh	64KB	Upper 1/2048		
0	0	0	1	0	2046 to 2047	07FE0000h-07FFFFFh	128KB	Upper 1/1024		
0	0	0	1	1	2044 to 2047	07FC0000h-07FFFFFh	256KB	Upper 1/512		
0	0	1	0	0	2040 to 2047	07F80000h-07FFFFFh	512KB	Upper 1/256		
0	0	1	0	1	2032 to 2047	07F00000h-07FFFFFh	1MB	Upper 1/128		
0	0	1	1	0	2016 to 2047	07E00000h-07FFFFFh	2MB	Upper 1/64		
0	0	1	1	1	1984 to 2047	07C00000h-07FFFFFh	4MB	Upper 1/32		
0	1	0	0	0	1920 to 2047	07800000h-07FFFFFh	8MB	Upper 1/16		
0	1	0	0	1	1792 to 2047	07000000h-07FFFFFh	16MB	Upper 1/8		
0	1	0	1	0	1536 to 2047	06000000h-07FFFFFh	32MB	Upper 1/4		
0	1	0	1	1	1024 to 2047	04000000h-07FFFFFh	64MB	Upper 1/2		
0	1	1	0	0	0 thru 2047	00000000h - 07FFFFFh	128MB	ALL		
0	1	1	0	1	0 thru 2047	00000000h - 07FFFFFh	128MB	ALL		
0	1	1	1	0	0 thru 2047	00000000h - 07FFFFFh	128MB	ALL		
0	1	1	1	1	0 thru 2047	00000000h - 07FFFFFh	128MB	ALL		
1	0	0	0	0	NONE	NONE	NONE	NONE		
1	0	0	0	1	0	00000000h - 0000FFFFh	64KB	Lower 1/2048		
1	0	0	1	0	0 thru 1	00000000h - 0001FFFFh	128KB	Lower 1/1024		
1	0	0	1	1	0 thru 3	00000000h - 0003FFFFh	256KB	Lower 1/512		
1	0	1	0	0	0 thru 7	00000000h - 0007FFFFh	512KB	Lower 1/256		
1	0	1	0	1	0 thru 15	00000000h - 000FFFFh	1MB	Lower 1/128		
1	0	1	1	0	0 thru 31	00000000h - 001FFFFFh	2MB	Lower 1/64		
1	0	1	1	1	0 thru 63	00000000h - 003FFFFFh	4MB	Lower 1/32		
1	1	0	0	0	0 thru 127	00000000h - 007FFFFh	8MB	Lower 1/16		
1	1	0	0	1	0 thru 255	00000000h - 00FFFFFh	16MB	Lower 1/8		
1	1	0	1	0	0 thru 511	00000000h - 01FFFFFh	32MB	Lower 1/4		
1	1	0	1	1	0 thru 1023	00000000h - 03FFFFFh	64MB	Lower 1/2		
1	1	1	0	0	0 thru 2047	00000000h - 07FFFFFh	128MB	ALL		
1	1	1	0	1	0 thru 2047	00000000h - 07FFFFFh	128MB	ALL		
1	1	1	1	0	0 thru 2047	00000000h - 07FFFFFh	128MB	ALL		
1	1	1	1	1	0 thru 2047	00000000h - 07FFFFFh	128MB	ALL		

Note:

[1]X = don't care;

[2] L = Lower; U = Upper;

[3] If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored



## XM25QH01D Status Register Memory Protection (CMP = 1).

	ST	ATUS R	EGISTER	₹ <sup>[1]</sup>	XM25QH01D (1G-bit) MEMORY PROTECTION[3]				
BP4	вр3	BP2	BP1	BP0	PROTECTED BLOCK(S)	PROTECTED ADDRESSES	OTECTED DENSITY	PROTECTED PORTION <sup>[2]</sup>	
0	0	0	0	0	ALL	00000000h - 07FFFFFh	ALL	ALL	
0	0	0	0	1	0 thru 2046	00000000h - 07FEFFFFh	131,008KB	Lower 2047/2048	
0	0	0	1	0	0 thru 2045	00000000h - 07FDFFFFh	130,944KB	Lower 1023/1024	
0	0	0	1	1	0 thru 2043	00000000h - 07FBFFFFh	130,816KB	Lower 511/512	
0	0	1	0	0	0 thru 2039	00000000h - 07F7FFFh	130,560KB	Lower 255/256	
0	0	1	0	1	0 thru 2031	00000000h - 07EFFFFh	127MB	Lower 127/128	
0	0	1	1	0	0 thru 2015	00000000h - 07DFFFFh	126MB	Lower 63/64	
0	0	1	1	1	0 thru 1983	00000000h - 07BFFFFFh	124MB	Lower 31/32	
0	1	0	0	0	0 thru 1919	00000000h - 077FFFFh	120MB	Lower 15/16	
0	1	0	0	1	0 thru 1791	00000000h - 06FFFFFh	112MB	Lower 7/8	
0	1	0	1	0	0 thru 1535	00000000h - 05FFFFFh	96MB	Lower 3/4	
0	1	0	1	1	0 thru 1023	00000000h - 03FFFFFh	64MB	Lower 1/2	
0	1	1	0	0	NONE	NONE	NONE	NONE	
0	1	1	0	1	NONE	NONE	NONE	NONE	
0	1	1	1	0	NONE	NONE	NONE	NONE	
0	1	1	1	1	NONE	NONE	NONE	NONE	
1	0	0	0	0	ALL	00000000h - 07FFFFFh	ALL	ALL	
1	0	0	0	1	1 thru 2047	00010000h - 07FFFFFh	131,008KB	Upper 2047/2048	
1	0	0	1	0	2 thru 2047	00020000h - 07FFFFFh	130,944KB	Upper 1023/1024	
1	0	0	1	1	4 thru 2047	00040000h - 07FFFFFh	130,816KB	Upper 511/512	
1	0	1	0	0	8 thru 2047	00080000h - 07FFFFFh	130,560KB	Upper 255/256	
1	0	1	0	1	16 thru 2047	00100000h - 07FFFFFh	127MB	Upper 127/128	
1	0	1	1	0	32 thru 2047	00200000h - 07FFFFFh	126MB	Upper 63/64	
1	0	1	1	1	64 thru 2047	00400000h - 07FFFFFh	124MB	Upper 31/32	
1	1	0	0	0	128 thru 2047	00800000h - 07FFFFFh	120MB	Upper 15/16	
1	1	0	0	1	256 thru 2047	01000000h - 07FFFFFh	112MB	Upper 7/8	
1	1	0	1	0	512 thru 2047	02000000h - 07FFFFFh	96MB	Upper 3/4	
1	1	0	1	1	1024 thru 2047	04000000h - 07FFFFFh	64MB	Upper 1/2	
1	1	1	0	0	NONE	NONE	NONE	NONE	
1	1	1	0	1	NONE	NONE	NONE	NONE	
1	1	1	1	0	NONE	NONE	NONE	NONE	
1	1	1	1	1	NONE	NONE	NONE	NONE	

Note:

[1] X = don't care;

[2] L = Lower; U = Upper;

[3] If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored.



## 9 INSTRUCTIONS

As can be seen in the Instruction Set Table1&2, The Standard/Dual/Quad SPI instruction set of the device consists of 56 basic instructions that are fully controlled through the SPI bus. Instructions are initiated with the falling edge of Chip Select (/CS). The first Byte of data clocked into the SI input provides the instruction code. Data on the SI input is sampled on the rising edge of clock, with the most significant bit (MSB) preceding it.

As indicated in the Instruction Set Table 3, the QPI instruction set of the device consists of 32 basic instructions that are fully controlled via the SPI bus. Instructions are initiated with the falling edge of Chip Select (/CS). The first Byte of data clocked through IO [3:0] pins provides the instruction code. Data on all four IO pins are sampled on the rising edge of clock, with MSB preceding it. All QPI instructions, addresses, data and dummy Bytes are using all four IO pins to transfer every Byte of data at every two serial clocks (CLK).

The instructions vary in length from one to several Bytes and may be followed by address Bytes, data Bytes, dummy Bytes (do not care), and, possibly, in some cases, there will be combinations of them. Instructions are completed with the rising edge of edge /CS. Clock relative timing diagrams for each instruction are included in Figure 9-1 to Figure 9-86. All read instructions can be completed after any clocked bit. However, all Write, Program or Erase instructions must be completed on a Byte boundary (/CS is driven high after a full 8-bits clocked) or the instruction will be ignored, protecting the device from inadvertent writes. Additionally, when a memory is being programmed or erased, or when the Status Register is being written, all instructions except for Read Status Register and Erase/Program Suspend instructions will be ignored until the program or erase cycle has completed.

## 9.1 Device ID and Instruction Set Tables

#### 9.1.1 Manufacturer and Device Identification

MANUFACTURER ID	(MF7 - MF0)	YM?		
XMC Serial Flash	20h			
Device ID	(ID7 - ID0)	(ID15 - ID0)		
Instruction	ABh, 90h, 92h, 94h	9Fh		
XM25QH01D	20h	4021h		



# 9.1.2 Instruction Set Table 1 (Standard/Dual/Quad SPI Instructions)<sup>[1]</sup>

Data Input Output	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
Clock Number	(0-7)	(8-15)	(16-23)	(24-31)	(32-39)	(40-47)	(48-55)
Write Enable	06h						
Volatile SR Write Enable	50h						
Write Disable	04h						
Read Status Register-1	05h	(S7-S0) <sup>(2)</sup>					
Write Status Register-1 <sup>(4)</sup>	01h	(S7-S0) <sup>(4)</sup>					
Read Status Register-2	35h	(S15-S8) <sup>(2)</sup>					
Write Status Register-2	31h	(S15-S8)					
Read Status Register-3	15h	(S23-S16) <sup>(2)</sup>					
Write Status Register-3	11h	(S23-S16)					
Read Extended Addr. Reg.	C8h	(EA7-EA0)(2)					
Write Extended Addr. Reg.	C5h	(EA7-EA0)					
Chip Erase	C7h/60h						
Erase / Program Suspend	75h						
Erase / Program Resume	7Ah						
Power-down	B9h						
Release Power-down / ID	ABh	Dummy	Dummy	Dummy	(ID7-ID0) <sup>(2)</sup>		
Manufacturer/Device ID	90h	Dummy	Dummy	00h	(MF7-MF0)	(ID7-ID0)	
JEDEC ID	9Fh	(MF7-MF0)	(ID15-ID8)	(ID7-ID0)			
Enter QPI Mode	38h						
Enable Reset	66h						
Reset Device	99h						
Enter 4-Byte Address Mode	B7h						
Exit 4-Byte Address Mode	E9h						



# 9.1.3 Instruction Set Table 2 (Standard/Dual/Quad SPI Instructions, 3-Byte Address Mode)<sup>[1]</sup>

Data Input Output	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5 Byte 6		Byte 7
Clock Number	(0-7)	(8–15)	(16–23)	(24–31)	(32–39) (40–47)		
Read Unique ID	4Bh	Dummy	Dummy	Dummy	Dummy	(UID7-UID0)	
Page Program	02h	A23-A16	A15-A8	A7-A0	(D7-D0) <sup>[3]</sup>		
Page Program with 4-Byte Address	12h	A31-A24	A23-A16	A15-A8	A7-A0	(D7-D0) <sup>[3]</sup>	
Quad Input Page Program	32h	A23-A16	A15-A8	A7-A0	(D7-D0) <sup>[3] [9]</sup>		
Quad Page Program	33/C2h	A23-A16	A15-A8	A7-A0	(D7-D0) <sup>[3] [9]</sup>		
Sector Erase (4KB)	20h	A23-A16	A15-A8	A7-A0			
Sector Erase (4KB) with 4-Byte Address	21h	A31-A24	A23-A16	A15-A8	A7-A0		
Block Erase (32KB)	52h	A23-A16	A15-A8	A7-A0			
Block Erase (32KB) with 4-Byte Address	5Ch	A31-A24	A23-A16	A15-A8	A7-A0	(D7-D0) <sup>[3]</sup>	
Block Erase (64KB)	D8h	A23-A16	A15-A8	A7-A0			
Block Erase (64KB) with 4-Byte Address	DCh	A31-A24	A23-A16	A15-A8	A7-A0		
Read Data	03h	A23-A16	A15-A8	A7-A0	(D7-D0)		
Read Data with 4-Byte Address	13h	A31-A24	A23-A16	A15-A8	A7-A0	(D7-D0) <sup>[3]</sup>	
Fast Read	0Bh	A23-A16	A15-A8	A7-A0	Dummy <sup>*</sup>	(D7-D0)	
Fast Read with 4-Byte Address	0Ch	A31-A24	A23-A16	A15-A8	A7-A0 Dummy		(D7-D0)
Fast Read Dual Output	3Bh	A23-A16	A15-A8	A7-A0	Dummy* (D7-D0) <sup>[7]</sup>		
Fast Read Dual output with 4-Byte Address	3Ch	A31-A24	A23-A16	A15-A8	A7-A0	Dummy <sup>*</sup>	(D7-D0)
Fast Read Quad Output	6Bh	A23-A16	A15-A8	A7-A0	Dummy* (D7-D0) <sup>[9]</sup>		
Fast Read Quad Output with 4-Byte Address	6Ch	A31-A24	A23-A16	A15-A8	A7-A0	Dummy <sup>*</sup>	(D7-D0)



	1	1		ı		1	1		
Read SFDP Register	5Ah	A23-A16	A15-A8	A7	-A0	Dum	nmy	(D7-D0)	
Erase Security Register <sup>[5]</sup>	44h	A23-A16	A15-A8	A7	-A0				
Program Security Register <sup>[5]</sup>	42h	A23-A16	A15-A8	A7	-A0	(D7-E	00)(3)		
Read Security Register <sup>[5]</sup>	48h	A23-A16	A15-A8	A7	-A0	Dum	nmy	(D7-D0)	
Data Input Output	Byte 1	Byte 2 <sup>[6]</sup>	Byte 3 <sup>[6]</sup>	Byte 4 <sup>[6</sup>	6]	Byte 5		Byte 6 <sup>[7]</sup>	Byte <b>7</b> <sup>[7]</sup>
Clock Number	(0-7)	(8–11)	(12–15)	(16–19)	)	(20–23)		(24–27)	(28–31)
Fast Read Dual I/O	BBh	A23-A16	A15-A8	A7-A0		Dummy <sup>*</sup>	y <sup>*</sup> (D7-D0)		
Fast Read Dual I/O with 4-Byte Address	BCh	A31-A24	A23-A16	A15-A8	3	A7-A0		Dummy <sup>*</sup>	(D7-D0)
Mftr./Device ID Dual I/O	92h	A23-A16	A15-A8	A7-A0		Dummy	Dummy (MF7		(ID7-ID0)
Data InputOutput	Byte 1	Byte 2 <sup>[8]</sup>	Byte3 <sup>[8]</sup>	Byte4 <sup>[8]</sup>	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9
Clock Number	(0-7)	(8, 9)	(10, 11)	(12, 13)	(14, 15)	(16, 17)	(18,19	(20, 21)	(22, 23)
Set Burst with Wrap	77h	Dummy	Dummy	Dummy	W7-W0				
Fast Read Quad I/O	EBh	A23-A16	A15-A8	A7-A0	M7-M0	Dummy*	Dumm	, (D7-D0)	
Fast Read Quad I/O with 4-Byte Address	ECh	A31-A24	A23-A16	A15-A8	A7-A0	Dummy*	(D7-D0)		
Word Read Quad	E7h	A23-A16	A15-A8	A7-A0	M7-M0	Dummy	(D7-D0	) (D7-D0)	
Mftr./Device ID Quad I/O	94h	A23-A16	A15-A8	A7-A0	M7-M0	Dummy	Dumm	y (MF7-MF0)	(ID7-ID0)

# 9.1.4 Instruction Set Table 3 (QPI Instructions, 3-Byte Address Mode)[10]

Data Input Output	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
Clock Number	(0, 1)	(2, 3)	(4, 5)	(6, 7)	(8, 9)	(10, 11)
Write Enable	06h					
Volatile SR Write Enable	50h					
Write Disable	04h					
Read Status Register-1	05h	(S7-S0) <sup>[2]</sup>				



Write Status Register-1[4]	01h	(S7-S0) <sup>[4]</sup>				
Read Status Register-2	35h	(S15-S8) <sup>[2]</sup>				
Write Status Register-2	31h	(S15-S8)				
Read Status Register-3	15h	(S23-S16) <sup>[2]</sup>				
Write Status Register-3	11h	(S23-S16)				
Chip Erase	C7h/60h					
Erase / Program Suspend	75h					
Erase / Program Resume	7Ah					
Power-down	B9h					
Set Read Parameters	C0h	P7-P0				
Release Power-down /ID	ABh	Dummy	Dummy	Dummy	(ID7-ID0) <sup>[2]</sup>	
Manufacturer/Device ID	90h	Dummy	Dummy	00h	(MF7-MF0)	(ID7-ID0)
JEDEC ID	9Fh	(MF7-MF0)	(ID15-ID8)	(ID7-ID0)		
Exit QPI Mode	FFh					
Enter 4-Byte Address Mode	B7h					
Exit 4-Byte Address Mode	E9h					
Enable Reset	66h					
Reset Device	99h					
Page Program	02h	A23-A16	A15-A8	A7-A0	(D7-D0) <sup>[9]</sup>	
Sector Erase (4KB)	20h	A23-A16	A15-A8	A7-A0		
Block Erase (32KB)	52h	A23-A16	A15-A8	A7-A0		
Block Erase (64KB)	D8h	A23-A16	A15-A8	A7-A0		
Fast Read	0Bh	A23-A16	A15-A8	A7-A0	Dummy <sup>[11]</sup>	(D7-D0)
Burst Read with Wrap <sup>[12]</sup>	0Ch	A23-A16	A15-A8	A7-A0	Dummy <sup>[11]</sup>	(D7-D0)
Fast Read Quad I/O	EBh	A23-A16	A15-A8	A7-A0	M7-M0 <sup>[11]</sup>	(D7-D0)
Fast Read Quad Output	6Bh	A23-A16	A15-A8	A7-A0	Dummy*	(D7-D0) <sup>[9]</sup>
Fast Read Quad Output with 4-Byte Address	6Ch	A31-A24	A23-A16	A15-A8	A7-A0	Dummy



## 9.1.5 Instruction Set Table 4 (DTR with SPI Instructions)

Data Input Output	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
Number of Clock(1-1-1)	8	4	4	4	6	4	4
DTR Fast Read	0Dh A23-A16 A15-A8 A7-A0 Dummy		(D7-D0)				
Number of Clock(1-2-2)	umber of Clock(1-2-2) 8 2		2	2	6	2	2
DTR Fast Read Dual I/O	BDh	A23-A16	A15-A8	A7-A0	M7-M0&Dummy	(D7-D0)	
Number of Clock(1-4-4)	8	1	1	1	8	1	1
DTR Fast Read Quad I/O	EDh	A23-A16	A15-A8	A7-A0	M7-M0&Dummy	(D7-D0)	(D7-D0)
DTR Fast Read Quad I/O with 4-Byte Address	EEh	A31-A24	A23-A16	A15-A8	A7-A0	Dummy <sup>*</sup>	(D7-D0)

# 9.1.6 Instruction Set Table 5 (DTR with QPI Instructions)

Data Input Output	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
Number of Clock(4-4-4)	2	1	1	1	8	1	1
DTR Read with Wrap <sup>[12]</sup>	0Eh	A23-A16	A15-A8	A7-A0	Dummy	(D7-D0)	
DTR Fast Read	0Dh	A23-A16	A15-A8	A7-A0	Dummy	(D7-D0)	
DTR Fast Read Quad I/O	EDh	A23-A16	A15-A8	A7-A0	M7-M0&Dummy	(D7-D0)	-
DTR Fast Read Quad I/O with 4-Byte Address	EEh	A31-A24	A23-A16	A15-A8	A7-A0	Dummy*	(D7-D0)





# 9.1.7 Instruction Set Table 6 (Standard/Dual/Quad SPI Instructions ,4-Byte Address Mode)<sup>[1]</sup>

Data Input Output	Byte 1	Byte 2	Byt	te 3	Ву	rte 4	Byte	5		Byte 6	Byte 7
Clock Number	(0-7)	(8–15)	(16-	-23)	(24	<b>–31</b> )	(32–3	9)		(40–47)	
Read Unique ID	4Bh	Dummy	Dun	nmy	Du	mmy	Dumn	ny		Dummy	(UID7-UID0)
Page Program	02h	A31-A24	A23	A23-A16		A15-A8		0	(I	D7-D0) <sup>[3]</sup>	
Page Program with 4-Byte Address	12h	A31-A24	A23	-A16	A1	A15-A8		A7-A0		D7-D0) <sup>[3]</sup>	
Quad Input Page Program	32h	A31-A24	A23	-A16	A1	5-A8	A7-A0		(D7-D0) <sup>[3] [9]</sup>		
Sector Erase (4KB)	20h	A31-A24	A23	-A16	A1	5-A8	A7-A0				
Sector Erase (4KB) with 4-Byte Address	21h	A31-A24	A23	-A16	A1	5-A8	A7-A0				
Block Erase (32KB)	52h	A31-A24	A23	-A16	A1	5-A8	A7-A	0			
Block Erase (64KB)	D8h	A31-A24	A23	-A16	A1	5-A8	A7-A	0			
Block Erase (64KB) with 4-Byte Address	DCh	A31-A24	A23	-A16	A1	5-A8	A7-A	0			
Read Data	03h	A23-A16	A15	5-A8	A7	A7-A0		(D7-D0)			
Read Data with 4-Byte Address	13h	A31-A24	A23	A23-A16		A15-A8		A7-A0 (E		D7-D0) <sup>[3]</sup>	
Fast Read	0Bh	A23-A16	A15	A15-A8		A7-A0		Dummy*		D7-D0)	
Fast Read with 4-Byte Address	0Ch	A31-A24	A23-	A23-A16		A15-A8		0	1	Dummy <sup>*</sup>	(D7-D0)
Fast Read Dual Output	3Bh	A23-A16	A15	5-A8	A7	A7-A0		ıy*	(D	7-D0) <sup>[7]</sup>	
Fast Read Quad Output	6Bh	A23-A16	A15	5-A8	A7	A7-A0		Dummy <sup>*</sup>		7-D0) <sup>[9]</sup>	
Read SFDP Register	5Ah	A23-A16	A15	5-A8	A7	A7-A0		Dummy		D7-D0)	
Erase Security Register <sup>[5]</sup>	44h	A23-A16	A15	5-A8	A7	7-A0					
Program Security Register <sup>[5]</sup>	42h	A23-A16	A15	5-A8	A7	A7-A0		(D7-D0) <sup>(3)</sup>			
Read Security Register <sup>[5]</sup>	48h	A23-A16	A15	5-A8	A7	<b>7-A</b> 0	Dumn	ny	1)	D7-D0)	
Data Input Output	Byte 1	Byte 2 <sup>[6]</sup>	Byte	3 <sup>[6]</sup>	Byte 4 <sup>[6]</sup>	Ву	/te 5	Byt	e 6 <sup>[7]</sup>	Byte 7 <sup>[7]</sup>	
Clock Number	(0-7)	(8–11)	(12–1	5)	(16–19)	(20	)–23)	(24	<b>–27</b> )	(28–31)	
Fast Read Dual I/O	BBh	A23-A16	A15-A	48	A7-A0	Dui	mmy <sup>*</sup>	(D7	'-D0)		
Mftr./Device ID Dual I/O	92h	A23-A16	A15-A	48	A7-A0	Du	mmy	(MF7	'-MF0)	(ID7-ID0)	
Data Input Output	Byte 1	Byte 2 <sup>[8]</sup>	Byte3 <sup>[8]</sup>	Byte4 <sup>[8</sup>	Byte 5	Byte 6	Byte 7	Byt	e 8	Byte 9	
Clock Number	(0-7)	(8, 9)	(10, 11)	(12, 13	3) (14, 15)	(16, 17)	(18,19)	(20,	21)	(22, 23)	
Set Burst with Wrap	77h	Dummy	Dummy	Dumm	y Dummy		•	-			
Fast Read Quad I/O	EBh	A23-A16	A15-A8	A7-A0	M7-M0	Dummy*	Dummy*	(D7-	-D0)		
	I	I		<u> </u>		1	1	<u> </u>			I





Word Read Quad I/O <sup>[9]</sup>	E7h	A23-A16	A15-A8	A7-A0	M7-M0	Dummy	(D7-D0)	(D7-D0)		
Mftr./Device ID Quad I/O	94h	A23-A16	A15-A8	A7-A0	M7-M0	Dummy	Dummy	(MF7-MF0)	(ID7-ID0)	

## 9.1.8 Instruction Set Table 7 (QPI Instructions, 4-Byte Address Mode)[13]

			1							
Data Input Output	Byte 1	Byte 2	Byte 3	3	Byte	e 4	Byte	5	Byte 6	Byte 7
Clock Number	(0, 1)	(2, 3)	(4, 5)		(6,	7)	(8, 9)	)	(10, 11)	(12, 13)
Write Enable	06h									
Volatile SR Write Enable	50h									
Write Disable	04h									
Read Status Register-1	05h	(S7-S0) <sup>[2]</sup>								
Write Status Register-1 <sup>[4]</sup>	01h	(S7-S0) <sup>[4]</sup>								
Read Status Register-2	35h	(S15-S8) <sup>[2]</sup>								
Write Status Register-2	31h	(S15-S8)								
Read Status Register-3	15h	(S23-S16) <sup>[2]</sup>								
Write Status Register-3	11h	(S23-S16)								
Chip Erase	C7h/60h									
Erase / Program Suspend	75h									
Erase / Program Resume	7Ah									
Power-down	B9h									
Set Read Parameters	C0h	P7-P0								
Release Power-down /ID	ABh	Dummy	Dummy	y	Dum	my	(ID7-ID	0)[2]		
Manufacturer/Device ID	90h	Dummy	Dummy	у	001	h	(MF7-M	F0)	(ID7-ID0)	
JEDEC ID	9Fh	(MF7-MF0)	(ID15-ID	8)	(ID7-I	D0)		•		
Exit QPI Mode	FFh									
Enter 4-Byte Address Mode	B7h									
Exit 4-Byte Address Mode	E9h									
Enable Reset	66h									
Reset Device	99h									
Page Program with 4-Byte Address	12h	A31-A24	A23-A16	A <sup>2</sup>	15-A8	A7-	A0 D	ummy <sup>[11]</sup>	(D7-D0)	
Sector Erase (4KB) with 4-Byte Address	21h	A31-A24	A23-A16	A <sup>2</sup>	15-A8	A7-	A0			
Block Erase (32KB) with 4-Byte Address	5Ch	A31-A24	A23-A16	A	A15-A8		A0			
Block Erase (64KB) with 4-Byte Address	DCh	A31-A24	A23-A16	A <sup>2</sup>	A15-A8 A		A0			
Fast Read with 4-Byte Address	0Ch	A31-A24	A23-A16	A <sup>2</sup>	15-A8	A7-	A0 Di	ummy <sup>[11]</sup>	(D7-D0)	
Fast Read Quad I/O with 4-Byte Address	6Ch	A31-A24	A23-A16	A	15-A8	A7-	A0 Di	ummy <sup>[11]</sup>	(D7-D0)	

#### Note:

<sup>[1]</sup> Most Significant Bit is sent first when shift data Bytes. Data in "()" indicate data output from the device on either 1, 2 or 4 IO pins.

<sup>[2]</sup> The Status Register contents and Device ID will repeat continuously until /CS pull high.







[3] (1-256) Byte of data input is required for Page Program, Quad Page Program and Program Security Registers. If more than 256 Bytes of data are sent to the device, the addressing will wrap to the beginning of the page and overwrite previously sent data.

[4] Write Status Register-1 (01h) can be used to write both Status Register-1&2.

[5] Security Register Address:

Security Register1: A23-A16=00H, A15-A12=1H, A11-A10 = 00b, A9-A0= Byte Address;

Security Register2: A23-A16=00H, A15-A12=2H, A11-A10 = 00b, A9-A0= Byte Address;

Security Register3: A23-A16=00H, A15-A12=3H, A11-A10 = 00b, A9-A0= Byte Address.

[6] Dual SPI address input format:

IO<sub>0</sub> = A22, A20, A18, A16, A14, A12, A10, A8, A6, A4, A2, A0, M6, M4, M2, M0

 $IO_1 = A23$ , A21, A19, A17, A15, A13, A11, A9, A7, A5, A3, A1, M7, M5, M3, M1

[7] Dual SPI data output format:

 $IO_0 = (D6, D4, D2, D0)$ 

 $IO_1 = (D7, D5, D3, D1)$ 

[8] Quad SPI address and Set Burst with Wrap Input format:

Quad SPI address input format:	Set Burst with Wrap input format:
$IO_0 = A20$ , A16, A12, A8, A4, A0, M4, M0	$IO_0 = x, x, x, x, x, x, W4, x$
$IO_1 = A21$ , A17, A13, A9, A5, A1, M5, M1	$IO_1 = x, x, x, x, x, x, W5, x$
$IO_2 = A22$ , A18, A14, A10, A6, A2, M6, M2	$IO_2 = x, x, x, x, x, x, W6, x$
$IO_3 = A23$ , A19, A15, A11, A7, A3, M7, M3	$IO_3 = x, x, x, x, x, x, x, x$

[9] Quad SPI data input/output, Fast Read Quad I/O data output and Word Read Quad I/O data output format:

Quad SPI data input/output format:	Fast Read Quad I/O data output format:	Word Read Quad I/O data output format:
IO <sub>0</sub> = (D4, D0,)	$IO_0 = (x, x, x, x, D4, D0, D4, D0)$	IO <sub>0</sub> = (x, x, D4, D0, D4, D0, D4, D0)
IO <sub>1</sub> = (D5, D1,)	$IO_1 = (x, x, x, x, D5, D1, D5, D1)$	$IO_1 = (x, x, D5, D1, D5, D1, D5, D1)$
IO <sub>2</sub> = (D6, D2,)	$IO_2 = (x, x, x, x, D6, D2, D6, D2)$	$IO_2 = (x, x, D6, D2, D6, D2, D6, D2)$
IO <sub>3</sub> = (D7, D3,)	$IO_3 = (x, x, x, x, D7, D3, D7, D3)$	$IO_3 = (x, x, D7, D3, D7, D3, D7, D3)$

#### [10] QPI Command, Address, with 3-Byte Address, Data input/output format:

	Comi	mand											
CLK	0	1	2	3	4	5	6	7	8	9	10	11	
100	C4	C0	A20	A16	A12	A8	A4	Α0	D4,	D0	D4	D0	
IO <sub>1</sub>	C5	C1	A21	A17	A13	A9	A5	A1	D5,	D1	D5	D1	
102	C6	C2	A22	A18	A14	A10	A6	A2	D6	D2	D6	D2	
<i>IO</i> <sub>3</sub>	C7	C3	A23	A19	A15	A11	A7	АЗ	D7	D3	D7	D3	

<sup>[11]</sup> The number of dummy clocks for QPI Fast Read, QPI Fast Read Quad I/O & QPI Burst Read with Wrap is controlled by read parameter

[12] The wrap around length for QPI Burst Read with Wrap is controlled by read parameter P3 - P0.

[13] QPI Command with 4-Byte Address, Address, Data input/output format:

	Comi	mand		Address Da							Data inpu	ata input/output			
CLK	0	1	2	3	4	5	6	7	8	9	10	11	12	13	
100	C4	C0	A28	A24	A20	A16	A12	A8	A4	A0	D4,	D0	D4	D0	
101	C5	C1	A29	A25	A21	A17	A13	A9	A5	A1	D5,	D1	D5	D1	
102	C6	C2	A30	A26	A22	A18	A14	A10	A6	A2	D6	D2	D6	D2	
<i>10</i> <sub>3</sub>	C7	C3	A31	A27	A23	A19	A15	A11	A7	A3	D7	D3	D7	D3	

.



## 9.2 Instruction Descriptions

## 9.2.1 Write Enable (06h)

As indicated in Figure 9-1, the Write Enable instruction sets the Write Enable Latch (WEL) bit in the Status Register to 1. The WEL bit must be set prior to every Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register and Erase/Program Security Registers instructions.

The instruction sequence as follow: set /CS low→transfer code(06h) to the SI pin→ set /CS high.




Figure 9-1 Write Enable Instruction for SPI Mode (left) or QPI Mode (right)

## 9.2.2 Write Enable for Volatile Status Register (50h)

The non-volatile Status Register bits outlined in Section 8 can also be written to as volatile bits. This offers more flexibility to change the system configuration and memory protection schemes quickly without waiting for typical non-volatile bit write cycles and no need to affect the persistence of the Status Register non-volatile bits. To write the volatile values into the Status Register bits, a Volatile Status Register (50h) Write Enable instruction must be emitted prior to a Write Status Register (01h) instruction. Write Enable for Volatile Status Register instruction (

Figure 9-2) will not set the Write Enable Latch (WEL) bit, rather, it only works for the Write Status Register instruction so that the volatile Status Register bit values can be changed.




Figure 9-2 Write Enable for Volatile Status Register Instruction for SPI Mode (left) or QPI Mode (right)



#### 9.2.3 Write Disable (04h)

As indicated in

Figure 9-3, the Write Disable instruction resets the Write Enable Latch (WEL) bit in the Status Register to 0. Notably, the WEL bit is automatically reset after Power-up and upon completion of the Write Status Register, Erase/Program Security Registers, Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase and Reset instructions. The instruction sequence: set /CS low→ shift code (06h) to the SI pin→ set /CS high.




Figure 9-3 Write Disable Instruction for SPI Mode (left) or QPI Mode (right)

## 9.2.4 Read Status Register-1/2/3 (05h/35h/15h)

The Read Status Register instructions enable the 8-bit Status Registers to be read. These instructions are fed by driving /CS low and shifting the instruction code "05h" for Status Register-1, "35h" for Status Register-2 or "15h" for Status Register-3 into the SI pin on the rising edge of CLK. The bits of status register are then shifted out to the SO pin first with the most significant bit (MSB) on the falling edge of CLK, as demonstrated in

Figure 9-4. For a description of the Status Register, please refer to Section 8.1. The Read Status Register instruction can be applied at any time, even during a cycle of Program, Erase or Write Status Register. This allows the BUSY status bit to be checked to identify when the cycle is complete and whether the device is ready to accept another instruction. The Status Register can be read successively, as shown in Figure 9-5. Also, this instruction is completed by driving /CS high.




Figure 9-4 Read Status Register Instruction (SPI Mode)




Figure 9-5 Read Status Register Instruction (QPI Mode)

#### 9.2.5 Write Status Register-1/2/3 (01h/31h/11h)


The Write Status Register instruction allows the Status Registers to be written. The bits that can be written are shown below: SRP0, BP [4:0] in Status Register-1, CMP, LB[3:1], QE, SRP1 in Status Register-2 and HOLD/RESET, DRV1, DRV0, DC1, DC0 in Status Register-3. All other Status Register bit locations are read-only and are not affected by the Write Status Register instruction. LB [3:1] are non- volatile OTP bits, and cannot be cleared to 0 once it is set to 1.

To write non-volatile Status Register bits, a standard Write Enable (06h) instruction must be executed beforehand so that the device can accept the Write Status Register instruction (Status Register bit WEL must be equal to 1). Once the write instruction has been activated, it will be entered by driving /CS low, and its instruction code "01h/31h/11h" will be sent, followed by writing to the status register data Byte, as illustrated in Figure 9-6 & Figure 9-7.To write volatile Status Register bits, a Write Enable for Volatile Status Register (50h) instruction must be executed prior to the Write Status Register instruction (Status Register bit WEL remains 0). However, SRP1 and LB [3:1] cannot be changed from "1" to "0" as these bits are protected by OTP. Upon power off or execution of a Software/Hardware Reset, the volatile Status Register bit values will be lost, and the non-volatile Status Register bit values will be retrieved.

As indicated by the Characteristics of AC, during non-volatile Status Register write operation (06h combined with 01h/31h/11h), the self-timed Write Status Register cycle will start after /CS has been driven high for a time duration of tw. While the Write Status Register cycle is in progress, the Read Status Register instruction can still be accessed to check the status of the BUSY bit. The BUSY bit is 1 during the Write Status Register cycle and 0 when the cycle is over and ready to accept other instructions. The Write Enable Latch (WEL) bit in the status register will be cleared to 0 at the end of the Write Status Register cycle.

During volatile Status Register write operation (50h combined with 01h/31h/11h), after /CS is driven high, the Status Register bits will be refreshed to the new values within the time period of tSHSL2 (as indicated by the Characteristics of AC). The BUSY bit will remain 0 during the Status Register bit refresh period.

The Write Status Register instruction is available both SPI mode and QPI mode. However, the QE bit cannot be written to when the device is in the QPI mode, as QE=1 is required for the device to enter and operate in QPI mode, and the details on Status Register can be seen in Section 8.1.







Figure 9-7 Write Status Register-1/2/3 Instruction (QPI Mode)



The device is also backwards compatible with previous generations of XMC serial flash memories where Status Register-1&2 can be written with a single "Write Status Register-1 (01h)" command. To complete the Write Status Register-1&2 instructions, the /CS pin must be driven high after the sixteenth bit of data from the lock input as shown in Figure 9-8&Figure 9-9. If /CS is driven high after the eighth clock, the Write Status Register-1 (01h) instruction will only program the Status Register-1 without affecting the Status Register-2




Figure 9-8 Write Status Register-1/2 Instruction (SPI Mode)




Figure 9-9 Write Status Register-1/2 Instruction (QPI Mode)

## 9.2.6 Read Extended Address Register (C8h)

When the device is in the 3-Byte Address Mode, the Extended Address Register is used as the 4th address byte A[31:24] to access memory regions beyond 128Mb. The Read Extended Address Register instruction is entered by driving /CS low and shifting the instruction code "C8h" into the SI pin on the rising edge of CLK. The Extended Address Register bits are then shifted out on the SO pin at the falling edge of CLK with most significant bit (MSB) first

When the device is in the 4-Byte Address Mode, the Extended Address Register is not used.





Figure 9-10 Read Extended Address Register Instruction (SPI Mode)







## 9.2.7 Write Extended Address Register (C5h)

The Extended Address Register is a volatile register that stores the 4th byte address (A31-A24) when the device is operating in the 3-Byte Address Mode (ADS=0). To write the Extended Address Register bits, a Write Enable (06h) instruction must previously have been executed for the device to accept the Write Extended Address Register instruction (Status Register bit WEL must equal 1). Once write enabled, the instruction is entered by driving /CS low, sending the instruction code "C5h", and then writing the Extended Address Register data byte.

Upon power up or the execution of a Software/Hardware Reset, the Extended Address Register bit values will be cleared to 0.

The Extended Address Register is only effective when the device is in the 3-Byte Address Mode. When the device operates in the 4-Byte Address Mode (ADS=1), any command with address input of A31-A24 will replace the Extended Address Register values. It is recommended to check and update the Extended Address Register if necessary when the device is switched from 4-Byte to 3-Byte Address Mode.





Figure 9-12 Write Extended Address Register Instruction (SPI Mode)









The Enter 4-Byte Address Mode instruction (Figure 12) will allow 32-bit address (A31-A0) to be used to access the memory array beyond 128Mb. The Enter 4-Byte Address Mode instruction is entered by driving /CS low, shifting the instruction code "B7h" into the SI pin and then driving /CS high.




Figure 9-14 Enter 4-Byte Address Mode instruction for SPI Mode (left) or QPI Mode (right)

## 9.2.9 Exit 4-Byte Address Mode (E9h)

In order to be backward compatible, the Exit 4-Byte Address Mode instruction will only allow 24-bit address (A23-A0) to be used to access the memory array up to 128Mb. The Extended Address Register must be used to access the memory array beyond 128Mb. The Exit 4-Byte Address Mode instruction is entered by driving /CS low, shifting the instruction code "E9h" into the SI pin and then driving /CS high.




Figure 9-15 Exit 4-Byte Address Mode instruction for SPI Mode (left) or QPI Mode (right)




### 9.2.10 Read Data (03h)

The Read Data instruction enables one or more consecutive data Bytes to be read from memory. The instruction is initiated by driving the /CS pin low and then shifting the instruction code "03h" and the 24/32-bit address (A23/A31-A0) to the SI pin. The code and address bits are latched at the rising edge of the CLK pin. Subsequent to receipt of the address, the data Byte of the addressed memory location will be shifted out of the SO pin first with the most significant bit (MSB) on the falling edge of CLK. After each Byte of data has been shifted out, the address is automatically incremented to the next higher address, resulting in a continuous flow of data. This means that the entire memory can be accessed with a single instruction as long as the clock remains active. Ultimately, the instruction is done by driving /CS high.

If a Read Data instruction is sent in the middle of an Erase, Program or Write cycle (BUSY=1), the instruction is ignored and has no effect on the current cycle. The Read Data instruction allows clock rates from D.C. to a maximum of fR (as indicated by the Electrical Characteristics of AC).

The Read Data (03h) instruction is only supported in Standard SPI mode.





# 9.2.11 Read Data with 4-Byte Address (13h)

The Read Data with 4-Byte Address instruction is similar to the Read Data (03h) instruction. Instead of 24- bit address, 32-bit address is needed following the instruction code 13h. No matter the device is operating in 3-Byte Address Mode or 4-byte Address Mode, the Read Data with 4-Byte Address instruction will always require 32-bit address to access the entire 1Gb memory.

If this instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle. The Read Data with 4-Byte Address instruction allows clock rates from D.C. to a maximum of fR (see AC Electrical Characteristics).




Figure 9-17 The Read Data with 4-Byte Address (13h) instruction is only supported in Standard SPI mode.



### 9.2.12 Fast Read (0Bh)

The Fast Read instruction is similar to the Read Data instruction, except that it can operate at the highest possible frequency of  $F_c$  (as indicated by the Electrical Characteristics of AC). This is achieved by adding eight "dummy" clocks after the 24/32-bit address. These dummy clocks provide the devices internal circuits with extra time to set the initial address. During the dummy clocks, the data value on the SO pin is a "do not care".




Figure 9-18 Fast Read Instruction (SPI Mode)
32-Bit Address is required when the device is operating in 4-Byte Address Mode

# Fast Read (0Bh) in QPI Mode

The Fast Read instruction is also supported in QPI mode. When QPI mode is activated, the number of dummy clocks is configured by the "Set Read Parameters (C0h)" instruction to suit a broad spectrum of applications with different requirements for maximum Fast Read frequency or minimum data access latency. It is possible to configure the number of dummy clocks to be 2, 4, 6 or 8 as per the setting of the Read Parameters bits P [5:4]. The default number of dummy clocks is 2 upon power up or after a Reset instruction.




Figure 9-19 Fast Read Instruction (QPI Mode)



# 9.2.13 Fast Read with 4-Byte Address (0Ch)

The Fast Read with 4-Byte Address instruction is similar to the Fast Read instruction except that it requires 32-bit address instead of 24-bit address. No matter the device is operating in 3-Byte Address Mode or 4-byte Address Mode, the Read Data with 4-Byte Address instruction will always require 32-bit address to access the entire 1Gb memory.

The Fast Read with 4-Byte Address (0Ch) instruction is only supported in Standard SPI mode. In QPI mode, the instruction code 0Ch is used for the "Burst Read with Wrap" instruction.




Figure 9-20 Fast Read with 4-Byte Address Instruction




## 9.2.14 DTR Fast Read (0Dh)

The DTR Fast Read instruction is similar to the Fast Read instruction, except that the 24/32-bit address input and data output involves a DTR (Double Transfer Rate) operation. This is achieved by adding 6 "dummy" clocks after the 24-bit address. The dummy clocks provide additional time for the device's internal circuitry to set the initial address. During the dummy clocks the data value on the SO pin is a "do not care".

Figure 9-21 DTR Fast Read Instruction (SPI Mode)


32-Bit Address is required when the device is operating in 4-Byte Address Mode /CS Mode 3 CLK Mode 0 Instruction



### DTR Fast Read (0Dh) in QPI Mode

The DTR Fast Read instruction is also supported in QPI mode.







## 9.2.15 Fast Read Dual Output (3Bh)

The Fast Read Dual Output (3Bh) instruction works similarly as the standard Fast Read (0Bh) instruction except that data is output on two pins, namely,  $IO_0$  and  $IO_1$ . It allows data to be transferred twice as fast as the standard SPI devices. The Fast Read Dual Output instruction is an ideal choice for fast downloading of the code from Flash to RAM at power-up or for applications where code segments are cached into RAM for execution.

Similar to the Fast Read instruction, as indicated by the Electrical Characteristics of AC, the Fast Read Dual Output instruction can operate at the highest possible frequency of Fc. As demonstrated in

Figure 9-23, the additional dummy clocks provide the device's internal circuits with extra time to set the initial address. The input data during the dummy clocks is "do not care". However, the  $IO_0$  pin should be high-impedance until the falling edge of the first data out clock.




Figure 9-23 Fast Read Dual Output Instruction (SPI Mode only)



# 9.2.16 Fast Read Dual Output with 4-Byte Address (3Ch)

The Fast Read Dual Output with 4-Byte Address instruction is similar to the Fast Read Dual Output instruction except that it requires 32-bit address instead of 24-bit address. No matter the device is operating in 3-Byte Address Mode or 4-byte Address Mode, the Fast Read Dual Output with 4-Byte Address instruction will always require 32-bit address to access the entire 1Gb memory.

The Fast Read Dual Output with 4-Byte Address (3Ch) instruction is only supported in Standard SPI mode.




Figure 9-24 Fast Read Dual Output with 4-Byte Address Instruction (SPI Mode only)



## 9.2.17 Fast Read Quad Output (6Bh)

The Fast Read Quad Output (6Bh) instruction is similar to the Fast Read Dual Output (3Bh) instruction except that data is output on four pins, that is, IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub>, and IO<sub>3</sub>. The Quad Enable (QE) bit in Status Register-2 must be set to 1 before the device can receive a Fast Read Quad Output Instruction. The Fast Read Quad Output Instruction allows data to be transferred at four times the rate of standard SPI devices.

As indicated by the Electrical Characteristics of AC, the Fast Read Quad Output instruction can operate at the highest possible frequency of fc. This is achieved by adding eight "dummy" clocks(default) after the 24-bit address. The dummy clocks provide the device's internal circuits with extra time to set the initial address. The input data during the dummy clocks is "do not care". However, the IO pins should be high-impedance until the falling edge of the first data out clock.




Figure 9-25 Fast Read Quad Output Instruction (SPI Mode only)



# 9.2.18 Fast Read Quad Output with 4-Byte Address (6Ch)

The Fast Read Quad Output with 4-Byte Address instruction is similar to the Fast Read Quad Output instruction except that it requires 32-bit address instead of 24-bit address. No matter the device is operating in 3-Byte Address Mode or 4-byte Address Mode, the Fast Read Quad Output with 4-Byte Address instruction will always require 32-bit address to access the entire 1Gb memory.

The Fast Read Quad Output with 4-Byte Address (6Ch) instruction is only supported in Standard SPI mode.




Figure 9-26 Fast Read Quad Output with 4-Byte Address Instruction (SPI Mode only)



### 9.2.19 Fast Read Dual I/O (BBh)

The Fast Read Dual I/O (BBh) instruction enables improved random access while maintaining two IO pins, namely,  $IO_0$  and  $IO_1$ . It works similarly as the Fast Read Dual Output (3Bh) instruction but it is able to input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code (XIP) to be executed directly from the Dual SPI in certain applications.

### Fast Read Dual I/O with "Continuous Read Mode"

The Fast Read Dual I/O instruction can further reduce instruction overhead through setting the "Continuous Read Mode" bits (M7-0) after the input of Address bits (A23-0), as shown in

Figure 9-27. The upper nibble of the (M7-4) controls the length of the next Fast Read Dual I/O instruction by including or excluding the first Byte of instruction code. The M3-0 bits are "do not care" ("x"). However, the IO pins should be high-impedance until the falling edge of the first data out clock.

If the "Continuous Read Mode" bits M5-4 = (1, 0), then the next Fast Read Dual I/O instruction (after /CS is raised and then lowered) does not involve a BBh instruction code. This reduces the instruction sequence by eight clocks and allows the Read address to be accessed immediately after /CS is asserted low

If the "Continuous Read Mode" bits M5-4  $\neq$  (1, 0), the next instruction (after /CS is raised and then lowered) requires the first Byte instruction code, so that it returns to normal operation. It is recommended that FFFFh be entered on  $IO_0$  as the next instruction (16 clocks) to ensure that M4 = 1 and the device return to normal operation.




Figure 9-27 Fast Read Dual I/O Instruction (Initial instruction or previous M5-4≠10, SPI Mode only)




Figure 9-28 Fast Read Dual I/O Instruction (Previous instruction set M5-4 = 10, SPI Mode only)

## 9.2.20 Fast Read Dual I/O with 4-Byte Address (BCh)

The Fast Read Dual I/O with 4-Byte Address instruction is similar to the Fast Read Dual I/O instruction except that it requires 32-bit address instead of 24-bit address. No matter the device is operating in 3-Byte Address Mode or 4-byte Address Mode, the Fast Read Dual I/O with 4-Byte Address instruction will always require 32-bit address to access the entire 1Gb memory.

The Fast Read Dual I/O with 4-Byte Address (BCh) instruction is only supported in Standard SPI mode.




Figure 9-29 Fast Read Dual I/O with 4-Byte Address Instruction. (Previous instruction set M5-4 ≠10, SPI Mode only)






Figure 9-30 Fast Read Dual I/O with 4-Byte Address Instruction. (Previous instruction set M5-4 =10, SPI Mode only)



### 9.2.21 DTR Fast Read Dual I/O (BDh)

The DTR Fast Read Dual I/O (BDh) instruction enables improved random access while maintaining two IO pins, that is, IO<sub>0</sub> and IO<sub>1</sub>. It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to input the of Address bits (A23/A31-0) two bits in each clock. This reduced instruction overhead may allow for code (XIP) to be executed directly from the Dual SPI in some applications.


#### DTR Fast Read Dual I/O with "Continuous Read Mode"

The DTR Fast Read Dual I/O instruction can further reduce instruction overhead through setting the "Continuous Read Mode" bits (M7-0) after the input of Address bits (A23/A31-0). The M5-4 bits control the length of the next Fast Read Dual I/O instruction by including or excluding the first Byte instruction code. The M3-0 bits are "do not care" ("x"). However, the IO pins should be high-impedance until the falling edge of the first data out clock.

If the "Continuous Read Mode" bits M5-4 = (1,0), then the next Fast Read Dual I/O instruction (after /CS is raised and then lowered) does not involve the BDh instruction code. This reduces the instruction sequence by eight clocks and allows access to the Read address immediately after /CS is asserted low.

If the "Continuous Read Mode" bits M5-4  $\neq$  (1,0), the next instruction (after /CS is raised and then lowered) requires the first Byte instruction code, so that it returns to normal operation. It is recommended that FFFFh/FFFFFh be entered on IO<sub>0</sub> as the next instruction (16/20 clocks) to ensure that M4 = 1 and the device return to normal operation.

Figure 9-31 DTR Fast Read Dual I/O (Initial instruction or previous M5-4≠10, SPI Mode only) 32-Bit Address is required when the device is operating in 4-Byte Address Mode








Figure 9-32 DTR Fast Read Dual I/O (Previous instruction set M5-4=10, SPI Mode only) 32-Bit Address is required when the device is operating in 4-Byte Address Mode

### 9.2.22 Fast Read Quad I/O (EBh)

The Fast Read Quad I/O (EBh) instruction works similarly as the Fast Read Dual I/O (BBh) instruction, except that address and data bits are input and output via four pins, namely, IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub> and IO<sub>3</sub> and four Dummy clocks are required in SPI mode before the data is output. The Quad I/O dramatically reduces instruction overhead and allows faster random access to execute code (XIP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register-2 must be set to enable the Fast Read Quad I/O Instruction.

### Fast Read Quad I/O with "Continuous Read Mode"

As demonstrated in Figure 9-33, the Fast Read Quad I/O instruction can further reduce instruction overhead via setting of the "Continuous Read Mode" bits (M7-0) after the input of Address bits (A23-0). The M5-4 bits control the length of the next Fast Read Quad I/O instruction by including or excluding the first Byte instruction code. The M3-0 bits are "do not care" ("x"). However, the IO pins should be high-impedance until the falling edge of the first data out clock.

When the "Continuous Read Mode" bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after /CS is raised and then lowered) does not involve the EBh instruction code, as shown in

Figure 9-34. This reduces the instruction sequence by eight clocks and allows the Read address to be accessed immediately after /CS is asserted low.

When the "Continuous Read Mode" bits M5-4  $\neq$  (1,0), the next instruction (after /CS is raised and then lowered) requires the first Byte instruction code, so that it returns to normal operation. It is recommended that FFh be entered on IO<sub>0</sub> for the next instruction (8 clocks) to ensure that M4 = 1 and the device return to normal operation.







Figure 9-34 Fast Read Quad I/O Instruction (Previous instruction set M5-4 = 10, SPI Mode)





# Fast Read Quad I/O with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

By issuing the "Set Burst with Wrap" (77h) command prior to EBh the Fast Read Quad I/O instruction can also be applied to access a specific portion within a page. The "Set Burst with Wrap" (77h) command can enable or disable the "Wrap Around" feature for the following EBh commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8, 16, 32 or 64-Byte section of a 256-Byte page. The output data starts at the initial address specified in the instruction, and once the end boundary of the 8/16/32/64-Byte section is reached, the output will wrap around to the beginning boundary automatically until /CS is pulled high to terminate the command.

The Burst with Wrap feature allows applications using the cache to quickly fetch a critical address and then populate the cache afterwards within a fixed length (8/16/32/64-Byte) of data without the need to issue multiple read commands. The "Set Burst with Wrap" instruction allows three "Wrap Bits", W6-4, to be set. The W4 bit is adopted to enable or disable the "Wrap Around" operation, while W6-5 bits are applied to specify the length of the wrap around section within a page.

# 9.2.23 Fast Read Quad I/O with 4-Byte Address (ECh)

The Fast Read Quad I/O with 4-Byte Address instruction is similar to the Fast Read Dual I/O instruction except that it requires 32-bit address instead of 24-bit address. No matter the device is operating in 3-Byte Address Mode or 4-byte Address Mode, the Fast Read Quad I/O with 4-Byte Address instruction will always require 32-bit address to access the entire 1Gb memory.

The Fast Read Quad I/O with 4-Byte Address (ECh) instruction is only supported in Standard SPI mode.





Figure 9-35 Fast Read Quad I/O Instruction (Initial instruction or previous M5-4#10, SPI Mode)

Figure 9-36 Fast Read Quad I/O Instruction (Previous instruction set M5-4 = 10, SPI Mode)





## 9.2.24 DTR Fast Read Quad I/O (EDh)

The DTR Fast Read Quad I/O (EDh) instruction works similarly as the Fast Read Dual I/O (BBh) instruction, except that address and data bits are input and output via four pins IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub> and IO<sub>3</sub>, which requires four Dummy clocks in SPI mode before the data is output. The Quad I/O dramatically reduces instruction overhead and allows faster random access to execute code (XIP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register-2 must be set to enable the Fast Read Quad I/O Instruction.

## DTR Fast Read Quad I/O with "Continuous Read Mode"

The Fast Read Quad I/O instruction can further reduce instruction overhead through setting the "Continuous Read Mode" bits (M7-0) after the input of Address bits (A23/A31 -0). The M5-4 bits control the length of the next Fast Read Quad I/O instruction by including or excluding the first Byte instruction code. The M3-0 bits are "do not care" ("x").

However, the IO pins should be high-impedance until the falling edge of the first data out clock. When the "Read Command Bypass Mode" bits M5-4 = (1,0), the next Fast Read Quad I/O instruction (after /CS is raised and then lowered) does not involve the EDh instruction code. This reduces the instruction sequence by eight clocks and allows the Read address to be accessed immediately after /CS is asserted low.

When the "Read Command Bypass Mode" bits M5-4  $\neq$  (1,0), the next instruction (after /CS is raised and then lowered) requires the first Byte instruction code, so that it returns to normal operation. It is recommended that FFh/3FFh be entered on IO<sub>0</sub> for the next instruction (8/10 clocks) to ensure M4 = 1 and the device return to normal operation.

Figure 9-37 DTR Fast Read Quad I/O (Initial instruction or previous M5-4≠10, SPI Mode) 32-Bit Address is required when the device is operating in 4-Byte Address Mode






Figure 9-38 DTR Fast Read Quad I/O (Previous instruction set M5-4=10, SPI Mode) 32-Bit Address is required when the device is operating in 4-Byte Address Mode







By issuing a "Set Burst with Wrap" (77h) command prior to EDh, the Fast Read Quad I/O instruction (EDh) can also be applied to access a specific portion within a page. The "Set Burst with Wrap" (77h) command can enable or disable the "Wrap Around" feature for the following EDh commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8, 16, 32 or 64-Byte section of a 256-Byte page.

The output data starts at the initial address specified in the instruction and once the end boundary of the 8/16/32/64 Byte section is reached, the output will wrap around to the beginning boundary automatically until /CS is pulled up to terminate the command.

The Burst with Wrap feature enables applications using cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-Byte) of data without issuing multiple read commands.

Three "Wrap Bits", W6-4 can be set by the "Set Burst with Wrap" instruction. The W4 bit is adopted to enable or disable the "Wrap Around" operation while W6-5 bits are used to determine the length of the wrap around section within a page. Section 9.2.16 can be referred to for detailed descriptions.

## DTR Fast Read Quad I/O (EDh) in QPI Mode

The DTR Fast Read Quad I/O instruction is also supported in QPI mode where the "Read Command Bypass Mode" bits M7-0 are also treated as dummy clocks. In the default setting, the data output will follow the Read Command Bypass Mode bits immediately.

In QPI mode, the "Read Command Bypass Mode" feature is also available for Fast Read Quad I/O instruction, as can be seen in the descriptions from previous pages.

In QPI mode, the "Wrap Around" feature is not available for Fast Read Quad I/O instruction. To perform a wrap-around read operation with a fixed data length in QPI mode, a dedicated "DTR Burst Read with Wrap" (0Eh) instruction must be adopted, and the detailed information is revealed in Section 9.2.38.




Figure 9-39 DTR Fast Read Quad I/O (Initial instruction or previous M5-4≠10, QPI Mode) 32-Bit Address is required when the device is operating in 4-Byte Address Mode



### Fast Read Quad I/O (EBh) in QPI Mode

The Fast Read Quad I/O instruction is also available in QPI mode,. When QPI mode is enabled, the number of dummy clocks is configured by the "Set Read Parameters (C0h)" instruction to accommodate a wide range of applications with different requirements for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as 2, 4, 6 or 8. The default number of dummy clocks at power up or after the Reset instruction is 2.

In QPI mode, the "Continuous Read Mode" bits M7-0 are also considered to be dummy clocks. In the default setting, the data output will follow the Continuous Read Mode bits immediately.

In QPI mode, the "Continuous Read Mode" feature is also available for Fast Read Quad I/O instruction, as can be seen in the descriptions from previous pages.

The "Wrap Around" feature is not available for Fast Read Quad I/O instruction in QPI mode. To perform a wrap-around read operation with fixed data length in QPI mode, a dedicated "Burst Read with Wrap" (0Ch) instruction must be adopted.




Figure 9-40 Fast Read Quad I/O Instruction (Initial instruction or previous M5-4≠10, QPI Mode) 32-Bit Address is required when the device is operating in 4-Byte Address Mode

# 9.2.25 Word Read Quad I/O (E7h)

Except that the lowest Address bit (A0) must be equal to 0 and only two Dummy clocks are needed before the data is output, the Word Read Quad I/O (E7h) instruction functions similarly as the Fast Read Quad I/O (EBh) instruction. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register-2 must be set to enable the Word Read Quad I/O Instruction.

### Word Read Quad I/O with "Continuous Read Mode"

The Word Read Quad I/O instruction can further reduce instruction overhead through setting the "Continuous Read Mode" bits (M7-0) after the input Address bits (A23/A31-0. The bits of M5-4 control the length of the next Fast Read Quad I/O instruction by including or excluding the first Byte instruction code. The bits of the M3-0 are "do not care" ("x"). However, the IO pins should be high-impedance until the falling edge of the first data out clock.



When the "Continuous Read Mode" bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after /CS is raised and then lowered) does not involve the E7h instruction code,. This reduces the instruction sequence by eight clocks and allows the Read address to be entered immediately after /CS is asserted low.

When the "Continuous Read Mode" bits M5-4  $\neq$  (1,0), the next instruction (after /CS is raised and then lowered) requires the first Byte instruction code, so that it returns to normal operation. It is recommended that FFh be entered on IO<sub>0</sub> for the next instruction (8 clocks) to ensure M4 = 1 and the device return to normal operation.

Figure 9-41 Word Read Quad I/O Instruction (Initial instruction or previous M5-4≠10, SPI Mode only) 32-Bit Address is required when the device is operating in 4-Byte Address Mode





Figure 9-42 Word Read Quad I/O Instruction (Previous instruction set M5-4 = 10, SPI Mode only) 32-Bit Address is required when the device is operating in 4-Byte Address Mode





## Word Read Quad I/O with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

By issuing the "Set Burst with Wrap" (77h) command before E7h, the Word Read Quad I/O instruction can also be applied to access a specific portion within a page. The "Set Burst with Wrap" (77h) instruction can enable or disable the "Wrap Around" feature for the following E7h commands. When "Wrap Around" is enabled, the data being accessed can be limited to 8, 16, 32 or 64-Byte section of a 256-Byte page. The output data starts at the initial address specified in the instruction and once the end boundary of the 8/16/32/64-Byte section is reached. the output will wrap around to the beginning boundary automatically until /CS is pulled high to terminate the command.

The Burst with Wrap feature allows applications using cache to quickly fetch a critical address and then populate the cache afterwards within a fixed length (8/16/32/64-Byte) of data without the need to issue multiple read commands. The "Set Burst with Wrap" instruction allows the three "Wrap Bits", W6-4, to be set. The W4 bit is adopted to enable or disable the "Wrap Around" operation while W6-5 bits are applied to determine the length of the wrap around section within a page.

## 9.2.26 Set Burst with Wrap (77h)

The Set Burst with Wrap (77h) instruction is taken in conjunction with "Fast Read Quad I/O" and "Word Read Quad I/O" instructions in Standard SPI mode to access a fixed length of 8/16/32/64-Byte section within a 256-Byte page. This feature can be of benefit to several applications and improves the execution performance of the entire system code.

The Set Burst with Wrap instruction is initiated by driving the /CS pin low and then shifting the instruction code "77h" followed by 24/32 dummy bits and the 8 "Wrap Bits", namely, W7-0 which is similar to the Quad I/O instruction. The Wrap bit W7 and the lower nibble W3-0 are not used.

W6, W5	W4 = 0		W4 =1 (DEFAULT)	
	Wrap Around	Wrap Length	Wrap Around	Wrap Length
0 0	Yes	8-Byte	No	N/A
0 1	Yes	16-Byte	No	N/A
1 0	Yes	32-Byte	No	N/A
1 1	Yes	64-Byte	No	N/A

Once the Set Burst with Wrap instruction is applied to set the W6-4 bits, all subsequent "Fast Read Quad I/O" and "Word Read Quad I/O" instructions will access the 8/16/32/64 Byte portion of any page using the W6-4 setting. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap instruction should be issued to set W4 = 1. The default value of W4 is 1 at power on or after a software/hardware reset.

/CS Mode 3 CI K Mode 0 Instruction (77h)  $IO_0$ 10 102 IO<sub>3</sub> Wran Bit

Figure 9-43 Set Burst with Wrap Instruction (SPI Mode only)



## 9.2.27 Page Program (02h)

The page program instruction can program the data from one Byte to 256 Bytes at previously erased (FFh) memory locations. Before the device will accept the Page Program Instruction (Status Register bit WEL= 1), a Write Enable instruction must be executed. This instruction is initiated by driving the /CS pin low then shifting the instruction code "02h" followed by a 24/32-bit address (A23/A31-A0) and at least one data Byte, into the SI pin. The /CS pin must be held low for the entire length of the instruction while data is sent to the device.

To program an entire 256-Byte page, the last address Byte (the least significant 8 address bits) should be set to 0. If the last address Byte is not 0, and the number of clocks exceeds the remaining page length, addressing will wrap around to the beginning of the page. In some cases, it is possible to program less than 256 Bytes (a partial page) without any effect on the other Bytes within the same page. A requirement for performing partial page programming is that the number of clocks does not exceed the remaining page length. If more than 256 Bytes are sent to the device, addressing will wrap around to the beginning of the page and overwrite the data previously sent.

Just like the write and erase instructions, the /CS pin must be driven high after the eighth bit of the last Byte has been latched. If not, the Page Program instruction will not be executed. After /CS is driven high, a self-timed Page Program instruction will start to be executed for a duration of tPP (See AC Characteristics). While the Page Program cycle is in progress, the Read Status Register instruction may can still be accessed to check the status of the BUSY bit. The BUSY bit is 1 during the Page Program cycle and becomes 0 when the cycle is over and the device is ready to accept other instructions. At the end of the page programming cycle, the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Page Program instruction will not be executed if the addressed page is protected by the Block Protect (CMP, BP4, BP3, BP2, BP1, and BP0) bits.

Figure 9-44 Page Program Instruction (SPI Mode)
32-Bit Address is required when the device is operating in 4-Byte Address Mode





Figure 9-45 Page Program Instruction (QPI Mode)
32-Bit Address is required when the device is operating in 4-Byte Address Mode



# 9.2.28 Page Program with 4-Byte Address (12h)

The Page Program with 4-Byte Address instruction is similar to the Page Program instruction except that it requires 32-bit address instead of 24-bit address. No matter the device is operating in 3-Byte Address Mode or 4-byte Address Mode, the Page Program with 4-Byte Address instruction will always require 32- bit address to access the entire 1Gb memory.




Figure 9-46 Page Program with 4-Byte Addr. (SPI Mode only)




## 9.2.29 Quad Input Page Program (32h)

The instruction of Quad Input Page Program can program up to 256 Bytes of data in previously erased (FFh) memory locations using four pins, that is,  $IO_0$ ,  $IO_1$ ,  $IO_2$ , and  $IO_3$ . The instruction can improve performance for PROM Programmer and applications with clock speeds <5MHz. Systems with faster clock speed will not benefit from the Quad Input Page Program instruction since the inherent page program time is much greater than the time it take to clock-in the data.

The Quad Enable (QE) bit in Status Register-2 must be set to 1 to use Quad Input Page Program. And before the device accepts the Quad Input Page Program instruction (Status Register-1, WEL=1), A Write Enable instruction must be executed. It is initiated by driving the /CS pin low then shifting the instruction code "32h" followed by a 24/32-bit address (A23/A31-A0) and at least one data Byte, into the IO pins. The /CS pin must be held low for the entire duration of the instruction while data is being sent to the device. All other functions of Quad Input Page Program have the same function as standard Page Program.

Figure 9-47 Quad Input Page Program Instruction (SPI Mode only)
32-Bit Address is required when the device is operating in 4-Byte Address Mode





### 9.2.30 Sector Erase (20h)

By accepting the Sector Erase instruction, all memory can be set within a specified sector (4K-Bytes) to an erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Sector Erase Instruction (Status Register bit WEL must equal 1). The instruction is activated by driving the /CS pin low and shifting the instruction code "20h" to the 24-bit sector address (A23 -A0).

After the eighth bit of the last Byte has been latched. the /CS pin must be driven high If not, the Sector Erase instruction will not be implemented. After /CS is driven high, the self-timed Sector Erase instruction will start to be executed for a duration of tSE (See AC Characteristics). While the Sector Erase cycle is in progress, the Read Status Register instruction can still be accessed to check the status of the BUSY bit. The BUSY bit is 1 during the Sector Erase cycle and changes to 0 when the cycle is finished and the device is ready to accept other instructions. After the Sector Erase cycle ends and the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Sector Erase instruction will not be executed if the addressed page is protected by the Block Protect (CMP, BP4, BP3, BP2, BP1 and BP0) bits.





Figure 9-48 Sector Erase Instruction (SPI Mode)







### 9.2.31 Sector Erase with 4-Byte Address (21h)

The Sector Erase with 4-Byte Address instruction is similar to the Sector Erase instruction except that it requires 32-bit address instead of 24-bit address. No matter the device is operating in 3-Byte Address Mode or 4-byte Address Mode, the Sector Erase with 4-Byte Address instruction will always require 32-bit address to access the entire 1Gb memory.




Figure 9-50 Sector Erase with 4-Byte Address Instruction (SPI Mode only)

## 9.2.32 32KB Block Erase (52h)

By accepting the Block Erase instruction, all memory can be set within a specified block (32K-Bytes) to an erased state of all 1s (FFh). A Write Enable instruction must be performed before the device can accept the Block Erase Instruction (Status Register bit WEL must be equal to 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code "52h" to the 24-bit block address (A23-A0).

After the eighth bit of the last Byte has been latched, the /CS pin must be driven high. If not, the Block Erase instruction will not be implemented. After /CS is driven high, the self-timed Block Erase instruction will start to be executed for a duration of tBE1 (See AC Characteristics). While the Block Erase cycle is in progress, the Read Status Register instruction can still be accessed to check the status of the BUSY bit. The BUSY bit is 1 during the Block Erase cycle and turns to 0 when the cycle ends and the device is ready to accept other instructions. The Write Enable Latch (WEL) bit in the Status Register is cleared to 0 at the end of the Block Erase cycle. If the addressed page is protected by the Block Protect (CMP, BP4, BP3, BP2, BP1, and BP0) bits, the Block Erase instruction will not be executed.




Figure 9-51 32KB Block Erase Instruction (SPI Mode)




Figure 9-52 32KB Block Erase Instruction (QPI Mode)

# 9.2.33 32KB Block Erase with 4-Byte Address (5Ch)

The 32KB Block Erase with 4-Byte Address instruction (5Ch) is similar to the 32KB Block Erase instruction (52h) except that it requires 32-bit address instead of 24-bit address. No matter the device is operating in 3-Byte Address Mode or 4-byte Address Mode, the Fast Read Quad I/O with 4-Byte Address instruction will always require 32-bit address to access the entire 1Gb memory.





Figure 9-53 32KB Block Erase with 4-Byte Address Instruction (SPI Mode)







### 9.2.34 64KB Block Erase (D8h)

By accepting the Block Erase instruction, all memory can be set within a specified block (64K-Bytes) to an erased state of all 1s (FFh). A Write Enable instruction must be executed before the device can accept the Block Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code "D8h" to the 24/32-bit block address (A23/A31-A0),

After the eighth bit of the last Byte has been latched, the /CS pin must be driven high. If not, the Block Erase instruction will not be executed. After /CS is driven high, the self-timed Block Erase instruction will start to be executed for a duration of tbe (See AC Characteristics). While the Block Erase cycle is in progress, the Read Status Register instruction can still be accessed to check the status of the BUSY bit. The BUSY bit is 1 during the Block Erase cycle and changes to 0 when the cycle ends and the device is ready to accept other instructions. After the Block Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. If the page being addressed is protected by the Block Protect (CMP, BP4, BP3, BP2, BP1, and BP0) bits, the Block Erase instruction will not be implemented.





Figure 9-55 64KB Block Erase Instruction (SPI Mode)







# 9.2.35 64KB Block Erase with 4 Byte Address (DCh)

The 64KB Block Erase with 4-Byte Address instruction (DCh) is similar to the 64KB Block Erase instruction (D8h) except that it requires 32-bit address instead of 24-bit address. No matter the device is operating in 3-Byte Address Mode or 4-byte Address Mode, the Fast Read Quad I/O with 4-Byte Address instruction will always require 32-bit address to access the entire 1Gb memory.





Figure 9-57 64KB Block Erase Instruction (SPI Mode)







## 9.2.36 Chip Erase (C7h / 60h)

By accepting the Chip Erase instruction, all memory can be set within the device to an erased state of all 1s (FFh). A Write Enable instruction must be carried out before the device can accept the Chip Erase Instruction (Status Register bit WEL must be equal to 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code "C7h" or "60h.

After the eighth bit has been latched, the /CS pin must be driven high. If not, the Chip Erase instruction will not be performed. After /CS is driven high, the self-timed Chip Erase instruction will start to be executed for a duration of tCE (See AC Characteristics). While the Chip Erase cycle is in progress, the Read Status Register instruction can still be accessed to check the status of the BUSY bit. The BUSY bit is 1 during the Chip Erase cycle and turns to 0 when completed and the device is ready to accept other instructions. At the end of the Chip Erase cycle, the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Chip Erase instruction will not be executed if any memory region If any memory area is protected by the Block Protect (CMP, BP4, BP3, BP2, BP1, and BP0) bits.




Figure 9-59 Chip Erase Instruction for SPI Mode (left) or QPI Mode (right)



## 9.2.37 Erase / Program Suspend (75h)

The Erase/Program Suspend instruction "75h" allows the system to interrupt a Sector or Block Erase operation or a Page Program operation and then read from any other sector or block. The Write Status Register instruction (01h) and Erase instructions (20h, 52h, D8h, C7h, 60h, 44h and 42h) are not allowed to be executed during Erase Suspend. Erase Suspend is only valid during the Sector or Block erase operation. The Erase Pause instruction is ignored if it is written during a Chip Erase operation. Write Status Register instructions (01h, 31h and 11h) and Erase instructions (20h, 52h, D8h, C7h, 60h and 44h) and Program instructions (02h, 32h and 42h) are not accepted during Program Suspend. Program Suspend is only valid during Page Program or Quad Page Program operation.

The device will only accept the Erase/Program Suspend instruction "75h" if the SUS bit in the Status Register equals 0 and the BUSY bit equals 1 while a Sector or Block Erase or Page Program operation is in progress. If the SUS bit is equal to 1 or the BUSY bit is equal to 0, the Suspend instruction will be ignored by the device. A maximum time of "tSUS" (as indicated by the Characteristics of AC) is required to suspend the Erase or Program operation. The BUSY bit in the Status Register will be cleared from 1 to 0 within "tSUS" and the SUS bit in the Status Register will be set from 0 to 1 immediately after Erase/Program Suspend. For a previously resumed Erase/Program operation, it is also required that the Suspend instruction "75h" can't be issued earlier than a minimum of time of "tSUS" following the preceding Resume instruction "7Ah".

Unexpected power off during the Erase/Program suspend state will reset the device and release the suspend state. The SUS bit in the Status Register will also be reset to 0. Data within the page, sector or block being suspended may become corrupted. To prevent unexpected power interruptions and to maintain data integrity during Erase/Program Suspend state, system design techniques are advised to use.





Figure 9-60 Erase/Program Suspend Instruction (SPI Mode)







## 9.2.38 Erase / Program Resume (7Ah)

After an Erase/Program Suspend, the Erase/Program Resume instruction "7Ah" must be written to resume the Sector or Block Erase operation or the Page Program operation. The Resume instruction "7Ah" will be accepted by the device only if the SUS bit in the Status Register is equal to 1 and the BUSY bit equal to 0. Immediately after the instruction is issued, the SUS bit will be cleared from 1 to 0, the BUSY bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. If the SUS bit equals to 0 or the BUSY bit equals to 1, the Resume instruction "7Ah" will be ignored by the device.

When the previous Erase/Program Suspend operation is interrupted by an unexpected power failure, the Resume instruction is ignored. It is also required that no subsequent Erase/Program Suspend instruction is issued within the minimum time of "ters" after the previous Resume instruction.





Figure 9-62 Erase/Program Resume Instruction (SPI Mode)







## 9.2.39 Power-down (B9h)

The standby current can be further reduced by means of a Power-down instruction, although it is relatively low during normal operation. The lower power consumption makes the Power-down instruction particularly useful for battery-powered applications (as indicated by the Characteristics of ICC1 and ICC2 in AC).

After the eighth bit has been latched, the /CS pin must be driven high. If not, the Power-down instruction will not be executed. After /CS is driven high, the power-down state will be entered for the duration of top (as indicated by the Characteristics of AC). While in the power-down state, only the Release Power- down/Device ID (ABh) instruction, which restores the device to normal operation, will be recognized. All other instructions are disabled. This includes the Read Status Register instruction, which is always available during normal operation. All but one instruction is forbidden, which makes the Power Down state a useful condition for securing maximum write protection. The device is always powered up at the standby current of ICC1 during normal operation. The instruction is initiated by driving the /CS pin low and transferring the instruction code "B9h"





Figure 9-64 Deep Power-down Instruction (SPI Mode)







#### 9.2.40 Release Power-down / Device ID (ABh)

The multi-purpose instruction of Release from Power-down/Device ID can be adopted to release the device from the power-down state, or obtain the devices electronic identification (ID) number.

To release the device from the power-down state, the instruction is issued by driving the /CS pin low, shifting the instruction code "ABh" and driving /CS high. Before the device will resume normal operation and accept other commands, release from a power-down state will take a duration of tRES1 (as indicated by the Characteristics of AC) The /CS pin must remain high for the duration of tRES1.

When used only to obtain the Device ID in a non-power-down state, the instruction is initiated by driving the /CS pin low and shifting the 3 dummy Bytes after the instruction code "ABh". The Device ID bits are then shifted out on the falling edge of CLK, with the most significant bit (MSB) first. The Device ID can be read continuously and the instruction is done by driving /CS high. The Device ID value is listed in the Manufacturer and Device Identification table.





Figure 9-66 Release Power-down Instruction (SPI Mode)









Figure 9-68 Release Power-down / Device ID Instruction (SPI Mode)






Figure 9-69 Release Power-down / Device ID Instruction (QPI Mode)

### 9.2.41 Read Manufacturer / Device ID (90h)

As a replacement for the Release from Power-down/Device ID instruction, the Read Manufacturer/Device ID instruction (90h) provides both the JEDEC assigned manufacturer ID and the specific device ID. The Read Manufacturer/Device ID instruction works very similarly as the Release from Power-down/Device ID instruction. The instruction is initiated by driving the /CS pin low and shifting the instruction code "90h" and the 24-bit address (A23-A0) of 000000h. Afterwards, the Manufacturer ID for XMC (20h) and the Device ID are shifted out first with the most significant bit (MSB) on the falling edge of CLK. The Device ID values for the device are listed in Manufacturer and Device Identification table and the instruction is done by driving /CS high.




Figure 9-70 Read Manufacturer / Device ID Instruction (SPI Mode)



#### 9.2.42 Read Manufacturer / Device ID Dual I/O (92h)

As an alternative to the Read Manufacturer/Device ID instruction, the Read Manufacturer/Device ID Dual I/O instruction (92h) provides both the JEDEC assigned manufacturer ID and specific device ID at twice the speed.

The Read Manufacturer / Device ID Dual I/O instruction works similar to the Fast Read Dual I/O instruction. The instruction is initiated by driving the /CS pin low and shifting the instruction code "92h" followed by a 24-bit address (A23-A0) of 000000h, but two Address bits can be entered at each clock. After that, the Manufacturer ID for XMC (20h) and the Device ID are shifted out 2 bits per clock with the most significant bit (MSB) first on the falling edge of CLK with the most significant bits (MSB) first. The Device ID values for the device are listed in Manufacturer and Device Identification table. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving /CS high.




Figure 9-71 Read Manufacturer / Device ID Dual I/O Instruction (SPI Mode only)

Note.

The "the Manufacturer / Device ID Dual I/O Instruction (SPI Mode only) low and shifting the instruction.



### 9.2.43 Read Manufacturer / Device ID Quad I/O (94h)

As an alternative to the Read Manufacturer/Device ID instruction, the Read Manufacturer/Device ID Quad I/O instruction (94h) provides both the JEDEC assigned manufacturer ID and specific device ID at four times the speed. The Read Manufacturer / Device ID Quad I/O instruction works similarly as the Fast Read Quad I/O instruction. The instruction is initiated by driving the /CS pin low and shifting the instruction code "94h", followed by a four clock dummy cycles and then a 24-bit address (A23-A0) of 000000h, but with the capability to enter a 4 bit address at each clock. After that, the Manufacturer ID for XMC (20h) and the Device ID are shifted out four bits per clock with the most significant bit (MSB) first on the falling edge of CLK. The Device ID values for the XM25QH01D are listed in Manufacturer and Device Identification table. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving /CS high.




Figure 9-72 Read Manufacturer / Device ID Quad I/O Instruction (SPI Mode only)

Note:

The Manufacturer / Device ID Quad I/O Instruction (SPI Mode only) low and shifting the instruction.



### 9.2.44 Read Unique ID Number (4Bh)

The Read Unique ID Number instruction (4Bh) is unique to each device by accessing a factory-set and read-only 128-bit number. The ID number can be applied together with user software methods to help prevent copying or cloning of the system. Followed by a four Bytes of dummy clocks driving the /CS pin low and shifting the instruction code "4Bh" can activated the Read Unique ID instruction., After that, the 128-bit ID is shifted out on the falling edge of CLK (data read after the 128-bit ID will always be FFh).




Figure 9-73 Read Unique ID Number Instruction (SPI Mode only)



#### 9.2.45 Read JEDEC ID (9Fh)

For compatibility reasons, the device provides several instructions to electronically determine the identity of the device. The Read JEDEC ID instruction is compatible with the JEDEC standard for SPI compatible serial memories adopted in 2003.

The instruction is activated by driving the /CS pin low and shifting the instruction code "9Fh". The JEDEC assigned Manufacturer ID Byte for XMC (20h) and two Device ID Bytes, Memory Type (ID15-ID8) and Capacity (ID7-ID0) are then shifted out with the most significant bit (MSB) first on the falling edge of CLK. For memory type and capacity values, please refer to Manufacturer and Device Identification table.





Figure 9-74 Read JEDEC ID Instruction (SPI Mode)







#### 9.2.46 Read SFDP Register (5Ah)

The device features a 256-Byte Serial Flash Discoverable Parameter (SFDP) register that contains information about device configurations, available instructions and other features. The SFDP parameters are stored in one or more Parameter Identification (PID) tables. There is currently only one PID table specified, but more tables will be added in the future. The Read SFDP Register instruction is compatible with the SFDP standard originally developed in 2010 for PC and other applications, as well as the JEDEC standard JESD216 published in 2011. The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216B

The Read SFDP instruction is initiated by driving the /CS pin low and shifting the instruction code "5Ah", followed by a 24-bit address (A23-A0)<sup>(1)</sup> into the SI pin. Eight "dummy" clocks are also required before the SFDP register contents are shifted out with the most significant bit (MSB) first on the falling edge of the 40<sup>th</sup> CLK, as shown in Figure 9-76. After each Byte of data is shifted out, the Byte address is automatically incremented to the next Byte address. The last Byte address of the register is FFh (data read after the last address will always be FFh), For SFDP register values and descriptions, please refer to the following SFDP Definition Table.

Note: A23-A8 = 0; A7-A0 are used to define the starting Byte address for the 256-Byte SFDP Register.




Figure 9-76 Read SFDP Register Instruction Sequence Diagram(Only SPI Mode)

79





### Serial Flash Discoverable Parameters (SFDP) Signature and Parameter Identification Data Value

# (Advanced Information)

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment	
	00h	07 : 00	53h		
CEDD Ciamatura	01h	15 : 08	46h	Final 50444052h	
SFDP Signature	02h	23 : 16	44h	Fixed: 50444653h	
	03h	31 : 24	50h		
SFDP Minor Revision Number	04h	07 : 00	06h	Star from 0x00	
SFDP Major Revision Number	05h	15 : 08	01h	Star from 0x01	
Number of Parameter Headers (NPH)	06h	23 : 16	02h	This number is 0-based.Therefore,0 indicates 1 parameter header.	
Unused	07h	31 : 24	FFh	Reserved	
ID Number(JEDEC)	08h	07 : 00	00h	00h:it indicates a JEDEC specified header	
Parameter Table Minor Revision Number	09h	15 : 08	06h	Star from 0x00	
Parameter Table Major Revision Number	0Ah	23 : 16	01h	Star from 0x01	
Parameter Table Length (in double word)	0Bh	31 : 24	10h	How many DWORDs in the parameter table	
	0Ch	07 : 00	30h		
Parameter Table Pointer (PTP)	0Dh	15 : 08	00h	First address of JEDEC Flash Parameter table	
	0Eh	23 : 16	00h		
Unused	0Fh	31 : 24	FFh		
ID number(Manufacturer ID)	10h	07 : 00	20h	It indicates manufacture ID	
Parameter Table Minor Revision Number	11h	15 : 08	00h	Start from 00h	
Parameter Table Major Revision Number	12h	23 : 16	01h	Start from 01h	
Parameter Table Length(in double word)	13h	31 : 24	04h	How many DWORDs in the parameter table	
	14h	07 : 00	D0h		
Parameter Table Pointer(PTP)	15h	15 : 08	00h	First address of VENDOR Flash Paramete table	
	16h	23 : 16	00h		
Unused	17h	31 : 24	FFh		
ID number (4-Byte Address Instruction)	18h	07 : 00	84h	4-Byte Address Instruction parameter ID	
Parameter Table Minor Revision Number	19h	15 : 08	00h	Start from 00h	
Parameter Table Major Revision Number	1Ah	23 : 16	01h	Start from 01h	
Parameter Table Length (in double word)	1Bh	31 : 24	02h	How many DWORDs in the Parameter table	
	1Ch	07 : 00	C0h		
Parameter Table Pointer (PTP)	1Dh	15 : 08	00h	First address of 4-Byte Address Instruction table	
	1Eh	23 : 16	00h		







Unused 1Fh 31 : 24 FFh	Unused	1Fh 31 · 24
------------------------	--------	-------------

# Parameter ID (0) JEDEC Flash Parameter Tables 1/9

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Block / Sector Erase sizes		01 : 00	01b	00:Reserved, 01:4KB erase, 10:Reserved, 11:not supported 4KB erase
Write Granularity		02	1b	0:1Byte,1:64Byte or larger
Volatile Status Register Block Protect bits	30h	03	0b	Block Protect bits in device's status register are solely non-volatile or may be programmed either as volatile using the 50h instruction for write enable or non-volatile
				using the 06h instruction for write enable.  1: Block Protect bits in device's status register are solely volatile.
Write Enable Instruction Select for Writing to Volatile Status Registers		04	0b	0:use 50h instruction 1:use 06h instruction
Unused		07 : 05	111b	Contains 111b and can never be changed
4KB Erase Instruction	31h	15 : 08	20h	
(1-1-2) Fast Read <sup>(1)</sup>		16	1b	0 = not supported 1 = supported
Address Bytes Number used in addressing flash array		18 : 17	01b	00:3Byte only, 01:3 or 4Byte 10:4Byte only, 11:Reserved
Double Transfer Rate(DTR) clocking		19	1b	0 = not supported 1 = supported
(1-2-2) Fast Read	32h	20	1b	0 = not supported 1 = supported
(1-4-4) Fast Read		21	1b	0 = not supported 1 = supported
(1-1-4) Fast Read		22	1b	0 = not supported 1 = supported
Unused		23	1b	
Unused	33h	31 : 24	FFh	

Rev1.0 Issue Date: 2025/03/12





Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Flash Memory Density	37h : 34h	31:00	3FFFFFFFh	For densities 2 gigabits or less, bit-31 is set to 0b.  The field 30:0 defines the size in bits.  Example: 00FFFFFFh = 16 megabits  For densities 4 gigabits and above, bit-31 is set to 1b.  The field 30:0 defines 'N' where the density is computed as 2^N bits  (N must be >= 32). Example: 80000021h = 2^33 = 8 gigabits

### Parameter ID (0) JEDEC Flash Parameter Tables 3/9

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
(1-4-4)Fast Read number of Wait states <sup>(2)</sup>	38h	04 : 00	00100b	<b>00000b</b> : Not supported;00100b:4 00110b:6 01000b:8
(1-4-4)Fast Read number of Mode Clocks <sup>(3)</sup>	3011	07 : 05	010b	Mode clocks: <b>000b</b> :Not supported;010: 2 clocks
(1-4-4)Fast Read instruction	39h	15 : 08	EBh	
(1-1-4)Fast Read Number of Wait states	2 A b	20 : 16	01000b	<b>00000b</b> :Not suppoted;00100b:4 00100b:6; 01000b:8
(1-1-4)Fast Read Number of Mode Clocks	3Ah	23 : 21	000b	Mode clocks: 000b:Not supported;010b:2 clocks
(1-1-4)Fast Read Instruction	3Bh	31 : 24	6Bh	

## Parameter ID (0) JEDEC Flash Parameter Tables 4/9

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
(1-1-2)Fast Read Number of Wait states	3Ch	04 : 00	01000b	00000b:Not supported;00100b:4 00110b:6;01000b:8
(1-1-2)Fast Read Number of Mode Clocks	3011	07 : 05	000b	Mode clocks: 000b:Not supported;010:2 clocks
(1-1-2)Fast Read Instruction	3Dh	15 : 08	3Bh	
(1-2-2)Fast Read Number of Wait states	3Eh	20 : 16	00010b	00000b:Not supported; 00010b:2; 00100b:4; 0 0110b:6;01000b:8
(1-2-2)Fast Read Number of Mode Clocks		23 : 21	010b	Mode clocks: 000b:Not supported;010:2 clocks
(1-2-2)Fast Read Instruction	3Fh	31 : 24	BBh	





Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
(2-2-2)Fast Read		00	0b	0 = not supported 1 = supported
Unused	40h	03 : 01	111b	
(4-4-4)Fast Read	4011	04	1b	0 = not supported 1 = supported
Unused		07 : 05	111b	
Unused	43h : 41h	31 : 08	FFFFFFh	

### Parameter ID (0) JEDEC Flash Parameter Tables 6/9

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Unused	45h : 44h	15 : 00	FFFFh	
(2-2-2)Fast Read Number of Wait states	46h	20 : 16	00000b	<b>00000b</b> :Not supported; 00100b:4; 00110b:6; 01000b:8
(2-2-2) Fast Read Number of Mode Clocks	4011	23 : 21	000b	Mode Clocks: <b>000b</b> :Not supported;010:2 clocks
(2-2-2)Fast Read Instruction	47h	31 : 24	FFh	

### Parameter ID (0) JEDEC Flash Parameter Tables 7/9

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Unused	49h : 48h	15 : 00	FFFFh	
(4-4-4)Fast Read Number of Wait states	4Ah	20 : 16	00010b	00000b:Not supported; 00010b:2; 00100b:4; 00110b:6;01000b:8
(4-4-4) Fast Read Number of Mode Clocks	4/11	23 : 21	010b	Mode Clocks: 000b:Not supported;010:2 clocks
(4-4-4)Fast Read Instruction	4Bh	31 : 24	EBh	

### Parameter ID (0) JEDEC Flash Parameter Tables 8/9

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Erase Type 1 Size	4Ch	07 : 00	0Ch	Sector/block size=2 <sup>N</sup> Bytes <sup>(4)</sup> 0Ch:4KB;0Fh:32KB;10h:64KB
Erase Type 1 Erase Instruction	4Dh	15 : 08	20h	
Erase Type 2 Size	4Eh	23 : 16	0Fh	Sector/block size=2 <sup>N</sup> Bytes 00h:NA;0Fh:32KB;10h:64KB
Erase Type 2 Erase Instruction	4Fh	31 : 24	52h	





Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Erase Type 3 Size	50h	07 : 00	10h	Sector/block size=2 <sup>N</sup> Bytes 00h:NA;0Fh:32KB;10h:64KB
Erase Type 3 Erase Instruction	51h	15 : 08	D8h	
Erase Type 4 Size	52h	23 : 16	00h	Sector/block size=2 <sup>N</sup> Bytes 00h:NA;0Fh:32KB;10h:64KB
Erase Type 4 Erase Instruction	53h	31 : 24	FFh	Not support

# Parameter ID (0) JEDEC Flash Parameter Tables 9/9

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Multiplier from typical erase time to maximum erase time	54h	03 : 00	0101b	Multiplier value: $0h\sim Fh (0\sim 15)$ Max. time = 2 * (Multiplier + 1) * Typical Time
		07 : 04	00001b	Count value: 00h~1Fh (0~31)
Erase Type 1 Erase Time (Typical)		08	000015	Typical Time = (Count + 1) * Units
	55h	10 : 09	01b	Units 00: 1ms, 01: 16ms 10b: 128ms, 11b: 1s
Frace Type 2 Frace Time (Typical)		15 : 11	00100b	Count value: 00h~1Fh (0~31)  Typical Time = (Count + 1) * Units
Erase Type 2 Erase Time (Typical)		17 : 16	01b	Units 00: 1ms, 01: 16ms 10b: 128ms, 11b: 1s
	56h	22 : 18	00111b	Count value: 00h~1Fh (0~31)  Typical Time = (Count + 1) * Units
Erase Type 3 Erase Time (Typical)		24 : 23	01b	Units 00: 1 ms, 01: 16 ms 10b: 128ms, 11b: 1s
	57h	29 : 25	00000b	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units
Erase Type 4 Erase Time (Typical)		31 : 30	00b	Units 00: 1ms, 01: 16ms 10b: 128 ms, 11b: 1s
Multiplier from typical time to max time for Page or Byte program	- 58h	03 : 00	0011b	Multiplier value: $0h\sim Fh (0\sim 15)$ Max. time = 2 * (Multiplier + 1) *Typical Time
Page Program Size	3611	07 : 04	1000b	Page size = 2^N Bytes 2^8 = 256 Bytes, 8h = 1000b
Page Program Time (Typical)		12 : 08	00011b	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units
	59h	13	1b	Units 0: 8us, 1: 64us
Byte Program Time, First Byte (Typical)  Byte Program Time, Additional Byte (Typical)		15 : 14	1110b	Count value: 0h~Fh (0~15)
		17 : 16	11100	Typical Time = (Count + 1) * Units
		18	0b	Units 0: 1us, 1: 8us
	5Ah	22 : 19	0010b	Count value: 0h~Fh (0~15) Typical Time = (Count + 1) * Units
		23	0b	Units 0: 1us, 1: 8us





Chip Erase Time		28 : 24	01100b	Count value: 00h~1Fh (0~31)  Typical Time = (Count + 1) * Units
(Typical)		30 : 29	10b	Units 00: 16ms, 01: 256ms 10: 4s, 11: 64s
	5Bh			
	24			
Reserved		31	1b	Reserved
				xxx0b: May not initiate a new erase anywhere (erase nesting not permitted)
				xxx1b: May not initiate a new erase in the program suspended page size
				xx0xb: May not initiate a new page program anywhere (program nesting not permitted)
Prohibited Operations During Program		03 : 00	1100b	xx1xb: May not initiate a new page program in the program suspended page size
Suspend				x0xxb: Refer to vendor datasheet for read restrictions
				x1xxb: May not initiate a read in the program suspended page size
				0xxxb: Additional erase or program restrictions apply
	5Ch			<b>1xxxb</b> : The erase and program restrictions in bits 1:0 are sufficient
			1100b	xxx0b: May not initiate a new erase anywhere (erase nesting not permitted)
				xxx1b: May not initiate a new erase in the erase suspended erase type size
				xx0xb: May not initiate a page program anywhere
Prohibited Operations During Erase		07 : 04		xx1xb: May not initiate a page program in the erase suspended erase type size
Suspend				x0xxb: Refer to vendor datasheet for read restrictions
				x1xxb: May not initiate a read in the erase suspended erase type size
				Oxxxb: Additional erase or program restrictions apply 1xxxb: The erase and program restrictions in bits 5:4 are sufficient
Reserved		08	1b	Reserved
Program Resume to Suspend Interval		00	15	Count value: 0h~Fh (0~15)
(Typical)	5Dh	12 : 09	0000b	Typical Time = (Count + 1) * 64us
		15: 13	10101b	Count value: 00h~1Fh (0~31)
D 0 11 1 (M )		17 : 16	101015	Maximum Time = (Count + 1) * Units
Program Suspend Latency (Max.)		40.40	041	Units
	5Eh	19 : 18	01b	00: 128ns, 01: 1us 10: 8us, 11: 64us
Erase Resume to Suspend Interval	-	22 : 20	01114	Count value: 0h~Fh (0~15)
(Typical)		23 : 20	0111b	Typical Time = (Count + 1) * 64us
		28 : 24	10101b	Count value: 00h~1Fh (0~31)  Maximum Time = (Count + 1) * Units
Erase Suspend Latency (Max.)	5Fh			Units
	3111	30 : 29	01b	00: 128ns, 01: 1us 10: 8us, 11: 64us
Suspend / Resume supported	-	31	0b	0= Support 1= Not supported
	<u> </u>	<u> </u>	02	





Program Suspend Instruction		95:			
Erase Resume Instruction   62h   23 : 16   7Ah   Instruction to Resume Write/Erase	Program Resume Instruction	60h	07 : 00	7Ah	Instruction to Resume a Program
Reserved	Program Suspend Instruction	61h	15 : 08	75h	Instruction to Suspend a Program
Reserved	Erase Resume Instruction	62h	23 : 16	7Ah	Instruction to Resume Write/Erase
Status Register Polling Device Busy	Erase Suspend Instruction	63h	31 : 24	75h	Instruction to Suspend Write/Erase
Status Register Polling Device Busy    07 : 02	Reserved		01 : 00	11b	Reserved: 11b
12:08	Status Register Polling Device Busy	64h	07 : 02	111101b	Bit 3: Read bit 7 of Status Register by 70h Read instruction (0=not supported 1=support)
Delay (Max.)  65h  14:13  01b  00:128ns, 01: 1us 10: 8us, 11: 64us  15  10101011b  15  Enter Deep Power-down (RDP) Instruction  66h  23  10111001b  1nstruction to Exit Deep Power Down FFh: Don't need command  10111001b  Instruction to Exit Deep Power Down FFh: Don't need command  10111001b  Instruction to Enter Deep Power Down FFh: Don't need command  10111001b  Instruction to Enter Deep Power Down  10111001b  A-4-4 Mode Disable Sequences  68h  03:00  1001b  4-4-4 Mode Disable Sequences  07:04  4-4-4 Mode Enable Sequences  07:04  4-4-4 Mode Enable Sequences  08  08  00001b  09  1b  Performance Enhance Mode, Continuous Read, Execute in Place 0: Not supported 1: Supported  xxxxxxb: issue instruction 38h x_xx1xb: issue instruction 36h x_			12 : 08	10011b	` '
Enter Deep Power Down Instruction		65h	14 : 13	01b	00: 128ns, 01: 1us
Enter Deep Power Down Instruction   23   10111001b   Instruction to Enter Deep Power Down   10111001b   In	Release from Deep Power-down (RDP)		15	10101011	Instruction to Exit Deep Power Down
Enter Deep Power Down Instruction    23			22 : 16	1010101116	FFh: Don't need command
Deep Power Down Supported   31		66h	23		
Deep Power Down Supported  31 0b 0: Supported 1: Not supported  Methods to exit 4-4-4 mode xxx1b: issue FFh instruction x1xxb: issue FFh instruction x1xxb: issue FFh instruction x1xxb: issue He Soft Reset 66/99 sequence  07: 04  4-4-4 Mode Enable Sequences  08  08  00001b  000001b  00001b  000001b  000001b  000001b  000001b	Enter Deep Power Down Instruction		30 : 24	- 10111001b	Instruction to Enter Deep Power Down
A-4-4 Mode Disable Sequences   68h   03:00   1001b     xxxx1b: issue FFh instruction   xx1xb: issue FSh instruction   xx1xb: issue FSh instruction   xx1xb: issue FSh instruction   xx1xxb: issue He Soft Reset 66/99 sequence   07:04   Methods to enter 4-4-4 mode   x_xxx1b: issue instruction 38h   x_xxx1xb: issue instruction 38h   x_xxx1xb: issue instruction 38h   x_xxxxxxb: issue instruction 38h   x_xxxxxb: issue instruction 38h   x_xxxxxb: issue instruction 35h   Performance Enhance Mode, Continuous Read, Execute in Place 0: Not supported 1: Supported   xx_xxxx1b: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.   xx_xxxxxb: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.   xx_xxxxxb: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.   xx_xxxxxb: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.   xx_xxxxxb: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.   xx_xxxxxb: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.   xx_xxxxxb: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.   xx_xxxxxb: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.   xx_xxxxxb: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.   xx_xxxxxb: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.   xx_xxxxb: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.   xx_xxxxb: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.   xx_xxxxb: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.   xx_xxxxb: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.   xx_xxxxb: Mode Bits[7:0] = 00h will terminate this mode at the end of the c	Deep Power Down Supported	67h	31	0b	0: Supported 1: Not supported
4-4-4 Mode Disable Sequences  68h  03:00  1001b  xx1xb: issue F5h instruction x1xxb: device uses a read-modify-write sequence operations 1xxxb: issue the Soft Reset 66/99 sequence  07:04  4-4-4 Mode Enable Sequences  08  00001b  00001b  Methods to enter 4-4-4 mode x_xxxx1b: set QE per QER description above, then issue instruction 38h x_xx1xb: issue instruction 38h x_xx1xb: issue instruction 35h  Performance Enhance Mode, Continuous Read, Execute in Place 0: Not supported 1: Supported  xx_xxx1b: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation. xx_xx1xb: If 3-Byte address active, input Fh on DQ0-DQ3 for 10 clocks.  xx_x1xxb: Reserved xx_1xxxb: Input Fh (mode bit reset) on DQ0-DQ3 for 8 clocks.					Methods to exit 4-4-4 mode
4-4-4 Mode Disable Sequences  68h  03:00  1001b  x1xxb: device uses a read-modify-write sequence of operations 1xxxb: issue the Soft Reset 66/99 sequence  Methods to enter 4-4-4 mode x_xxx1b: set QE per QER description above, then issue instruction 38h x_x1xxb: issue instruction 38h x_xx1xxb: issue instruction 35h  0-4-4 Mode Supported  09  1b  Performance Enhance Mode, Continuous Read, Execute in Place 0: Not supported 1: Supported  xx_xxxxb: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.  xx_xx1xb: If 3-Byte address active, input Fh on DQ0-DQ3 for 8 clocks. If 4-Byte address active, inp Fh on DQ0-DQ3 for 10 clocks.  xx_x1xxb: Reserved xx_1xxxb: Input Fh (mode bit reset) on DQ0-DQ3 for 8 clocks.		68h	03 : 00	1001b	xxx1b: issue FFh instruction
operations 1xxxb: issue the Soft Reset 66/99 sequence  07:04  Methods to enter 4-4-4 mode x_xxx1b: set QE per QER description above, then issue instruction 38h x_xx1xb: issue instruction 38h x_xx1xb: issue instruction 38h x_xx1xxb: issue instruction 35h  0-4-4 Mode Supported  09  1b  Performance Enhance Mode, Continuous Read, Execute in Place 0: Not supported 1: Supported  x_xxxx1b: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation. xx_xxx1xb: If 3-Byte address active, input Fh on DQ0-DQ3 for 8 clocks. If 4-Byte address active, inp Fh on DQ0-DQ3 for 10 clocks. xx_x1xxb: Input Fh (mode bit reset) on DQ0-DQ3 for 8 clocks.	4-4-4 Mode Disable Sequences				
07:04   Methods to enter 4-4-4 mode   x_xxx1b: set QE per QER description above, then issue instruction 38h   x_xx1xb: issue instruction 38h   x_x1xxb: issue instruction 35h					
4-4-4 Mode Enable Sequences  08  00001b  x_xxx1b: set QE per QER description above, then issue instruction 38h x_x1xxb: issue instruction 38h x_x1xxb: issue instruction 35h  0-4-4 Mode Supported  09  1b  Performance Enhance Mode, Continuous Read, Execute in Place 0: Not supported 1: Supported  15 xx_xxx1b: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.  15:10  111101b  x_xxxx1b: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.  xx_xxx1b: If 3-Byte address active, input Fh on DQ0-DQ3 for 8 clocks. If 4-Byte address active, input Fh on DQ0-DQ3 for 10 clocks.  xx_x1xxb: Reserved  xx_1xxxb: Input Fh (mode bit reset) on DQ0-DQ3 for 8 clocks.					1xxxb: issue the Soft Reset 66/99 sequence
4-4-4 Mode Enable Sequences  08  00001b  issue instruction 38h x_xx1xb: issue instruction 38h x_x1xxb: issue instruction 35h  0-4-4 Mode Supported  09  1b  Performance Enhance Mode, Continuous Read, Execute in Place 0: Not supported 1: Supported  xx_xxx1b: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.  xx_xxx1b: If 3-Byte address active, input Fh on DQ0-DQ3 for 8 clocks. If 4-Byte address active, inp Fh on DQ0-DQ3 for 10 clocks.  xx_x1xxb: Reserved xx_1xxxb: Input Fh (mode bit reset) on DQ0-DQ3 for 8 clocks.			07 : 04		Methods to enter 4-4-4 mode
09 1b Performance Enhance Mode, Continuous Read, Execute in Place 0: Not supported 1: Supported  x_x1xxb: issue instruction 35h  Performance Enhance Mode, Continuous Read, Execute in Place 0: Not supported 1: Supported  x_xxxx1b: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.  x_xx1xb: If 3-Byte address active, input Fh on DQ0-DQ3 for 8 clocks. If 4-Byte address active, input Fh on DQ0-DQ3 for 10 clocks.  xx_x1xxb: Reserved  xx_1xxxb: Input Fh (mode bit reset) on DQ0-DQ3 for 8 clocks.	4-4-4 Mode Enable Sequences			00001b	
09 1b Performance Enhance Mode, Continuous Read, Execute in Place 0: Not supported 1: Supported    xx_xxx1b: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.   xx_xx1b: If 3-Byte address active, input Fh on DQ0-DQ3 for 8 clocks. If 4-Byte address active, input Fh on DQ0-DQ3 for 10 clocks.   xx_x1xxb: Reserved   xx_1xxxb: Input Fh (mode bit reset) on DQ0-DQ3 for 8 clocks.			08		<u> </u>
Execute in Place 0: Not supported 1: Supported    Xx_xxx1b: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation.   Xx_xx1xb: If 3-Byte address active, input Fh on DQ0-DQ3 for 8 clocks. If 4-Byte address active, input Fh on DQ0-DQ3 for 10 clocks.   Xx_x1xxb: Reserved   Xx_1xxxb: Reserved   Xx_1xxxb: Input Fh (mode bit reset) on DQ0-DQ3 for 8 clocks.					
mode at the end of the current read operation.  xx_xx1xb: If 3-Byte address active, input Fh on DQ0-DQ3 for 8 clocks. If 4-Byte address active, input Fh on DQ0-DQ3 for 10 clocks.  15:10  111101b  mode at the end of the current read operation.  xx_xx1xb: If 3-Byte address active, input Fh on DQ0-DQ3 for 10 clocks.  xx_x1xxb: Reserved  xx_1xxxb: Input Fh (mode bit reset) on DQ0-DQ3 for 8 clocks.	0-4-4 Mode Supported		09	1b	
xx_xx1xb: If 3-Byte address active, input Fh on DQ0-DQ3 for 8 clocks. If 4-Byte address active, input Fh on DQ0-DQ3 for 10 clocks.  15:10  111101b  xx_xx1xb: If 3-Byte address active, input Fh on DQ0-DQ3 for 8 clocks. If 4-Byte address active, input Fh on DQ0-DQ3 for 10 clocks.  xx_x1xxb: Reserved  xx_1xxxb: Input Fh (mode bit reset) on DQ0-DQ3 for 8 clocks.		69h			
xx_1xxxb: Input Fh (mode bit reset) on DQ0-DQ3 for 8 clocks.		0311			DQ0-DQ3 for 8 clocks. If 4-Byte address active, input
8 clocks.	0-4-4 Mode Exit Method		15 : 10	111101b	_
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					
x1_xxxxb: Mode Bit[/:0]≠Axh					x1_xxxxb: Mode Bit[7:0]≠Axh
1x_xxxxb: Reserved					1x_xxxxb: Reserved
xxx1b: Mode Bits[7:0] = A5h Note: QE must be set prior to using this mode					xxx1b: Mode Bits[7:0] = A5h Note: QE must be set
0-4-4 Mode Entry Method 6Ah 19 : 16 1101h x1xxb: Mode Bit[7:0]=Axh	0-4-4 Mode Entry Method	6Ah	19 : 16	1101h	'
1xxxb: Reserved					<u> </u>





1	1	ı		I
				<ul><li>000b: No QE bit. Detects 1-1-4/1-4- 4 reads based on instruction</li><li>100b: QE is bit 1 of status register 2.</li></ul>
Quad Enable (QE) bit Requirements		22 : 20	100b	010b: QE is bit 1 of status register. 2.  010b: QE is bit 6 of Status Register. where 1=Quad Enable or 0=not Quad Enable
				111b: Not Supported
HOLD and RESET Disable by bit 4 of Ext. Configuration Register		23	0b	0: Not supported
Reserved	6Bh	31 : 24	FFh	Reserved
				xxx_xxx1b: Non-Volatile Status Register 1, powers-up to last written value, use instruction 06h to enable write xxx_1xxxb: Non-Volatile/Volatile status register 1 powers-up to last written value in the nonvolatile
Volatile or Non-Volatile Register and		00.00	44040045	status register, use instruction 06h to enable write to non-volatile status register. Volatile status register may be activated after power-up to override the
Write Enable Instruction for Status Register 1	6Ch	06 : 00	1101001b	non-volatile status register, use instruction 50h to enable write and activate the
				volatile status register.
				xx1_xxxxb: Status Register 1 contains a mix of volatile and non-volatile bits. The 06h instruction is used to enable writing of the register.
				x1x_xxxxb: Reserved
				1xx_xxxxb: Reserved
Reserved		07	1b	Reserved
				Return the device to its default power-on state
Soft Reset and Rescue Sequence Support		13 : 08	010000b	Exit 4-Byte Addressing
Сирроп	6Dh			issue reset enable instruction 66h, then issue reset instruction 99h.
		15 : 14	01b	xx_xxxx_xxx1b: issue instruction E9h to exit 4-Byte address mode (write enable instruction 06h is not required)
Exit 4-Byte Addressing	6Eh	23 : 16	11111001b	xxxxxxxx1xxb: 8-bit volatile extended address register used to define A[31:A24] bits. Read with instruction C8h. Write instruction is C5h, data length is 1 Byte. Return to lowest memory segment by setting A[31:24] to 00h and use 3-Byte addressing.
	OEII	20.10		xx_xx1x_xxxxb: Hardware reset
				xx_x1xx_xxxxb: Software reset (see bits 13:8 in this
				DWORD) xx_1xxx_xxxxb: Power cycle
				DWORD) xx_1xxx_xxxxb: Power cycle x1_xxxx_xxxxb: Reserved
Enter 4-Byte Addressing	6Fh	31 : 24	10000101b	DWORD) xx_1xxx_xxxxb: Power cycle x1_xxxx_xxxxb: Reserved 1x_xxxx_xxxxb: Reserved  xxxx_xxxx1b: issue instruction B7h (preceding write
Enter 4-Byte Addressing	6Fh	31 : 24	10000101b	DWORD) xx_1xxx_xxxxb: Power cycle x1_xxxx_xxxxb: Reserved 1x_xxxx_xxxxb: Reserved  xxxx_xxxx1b: issue instruction B7h (preceding write enable not required)  xxxx_x1xxb: 8-bit volatile extended address register used to define A [31:24] bits. Read with instruction C8h. Write instruction is C5h with 1 Byte of data. Select the active 128 Mbit memory segment by setting the appropriate A [31:24] bits and use 3-Byte

Rev1.0 Issue Date: 2025/03/12



# Parameter ID (0) JEDEC Flash Parameter Tables 9/9

Description	Add(h) (Byte)	DW Add (Bit)	Data	Comment
Support for (1-1-1) READ Command, Instruction=13h		00	1b	0=not supported 1=supported
Support for (1-1-1) FAST_READ Command, Instruction=0Ch		01	1b	0=not supported 1=supported
Support for (1-1-2) FAST_READ Command, Instruction=3Ch		02	1b	0=not supported 1=supported
Support for (1-2-2) FAST_READ Command, Instruction=BCh	C0h	03	1b	0=not supported 1=supported
Support for (1-1-4) FAST_READ Command, Instruction=6Ch	Con	04	1b	0=not supported 1=supported
Support for (1-4-4) FAST_READ Command, Instruction=ECh		05	1b	0=not supported 1=supported
Support for (1-1-1) Page Program Command, Instruction=12h		06	1b	0=not supported 1=supported
Support for (1-1-4) Page Program Command, Instruction=34h		07	1b	0=not supported 1=supported
Support for (1-4-4) Page Program Command, Instruction=3Eh		08	0b	0=not supported 1=supported
Support for Erase Command – Type 1 size, Instruction lookup in next Dword		09	1b	0=not supported 1=supported
Support for Erase Command – Type 2 size, Instruction lookup in next Dword		10	1b	0=not supported 1=supported
Support for Erase Command – Type 3 size, Instruction lookup in next Dword	C41-	11	1b	0=not supported 1=supported
Support for Erase Command – Type 4 size, Instruction lookup in next Dword	C1h	12	0b	0=not supported 1=supported
Support for (1-1-1) DTR_Read Command, Instruction=0Eh		13	0b	0=not supported 1=supported
Support for (1-2-2) DTR_Read Command, Instruction=BEh		14	0b	0=not supported 1=supported
Support for (1-4-4) DTR_Read Command, Instruction=EEh		15	1b	0=not supported 1=supported
Support for volatile individual sector lock Read command, Instruction=E0h		16	0b	0=not supported 1=supported
Support for volatile individual sector lock Write command, Instruction=E1h		17	0b	0=not supported 1=supported
Support for non-volatile individual sector lock read command, Instruction=E2h	C2h	18	0b	0=not supported 1=supported
Support for non-volatile individual sector lock write command, Instruction=E3h		19	0b	0=not supported 1=supported
Reserved		23 : 20	1111b	Reserved
Reserved	C3h	31 : 24	FFh	Reserved
Instruction for Erase Type 1	C4h	07 : 00	21h	FFh=not supported
Instruction for Erase Type 2	C5h	15 : 08	5Ch	FFh=not supported
Instruction for Erase Type 3	C6h	23 : 16	DCh	FFh=not supported
Instruction for Erase Type 4	C7h	31 : 24	FFh	FFh=not supported



### Parameter ID (0) Flash Parameter Tables

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
		07:00	00h	2000h=2.000V
VCC supply maximum voltage	D1h:D0h	15:08	36h	2700h=2.700V 3600h=3.600V
		23:16	00h	1650h=1.65V
VCC supply minimum voltage	D3h:D2h	31:24	23h	1750h=1.75V 2250h=2.25V 2300h=2.3V 2350h=2.35V 2650h=2.65V 2700h=2.7V
H/W /Reset pin		0		0 = not supported 1 = supported
H/W /Hold pin		1		0 = not supported 1 = supported
Deep Power Down Mode		2		0 = not supported 1 = supported
S/W Reset		3		0 = not supported 1 = supported
S/W Reset Instruction	D5h:D4h	11:04	F99Fh	Reset Enable(66h)should be issued before Reset instruction
Program suspend/resume		12		0 = not supported 1 = supported
Erase suspend/resume		13		0 = not supported 1 = supported
Unused		14		
Wrap-Around Read mode		15		0 = not supported 1 = supported
Wrap-Around Read mode instruction	D6h	23:16	77h	
Wrap-Around Read data length	D7h	31:24	64h	08h:support 8B wrap-around read 16h:8B&16B 32h:8B&16B&32B 64h:8B&16B&32B&64B
Individual block lock		0		0 = not supported 1 = supported
Individual block lock bit(Volatile/Nonvolatile)		1		0:Volatile 1:Nonvolatile
Individual block lock Instruction		09:02		0 = not supported 1 = supported
Individual block lock Volatile protect bit default protect status		10	E800h	0:Protect 1:Unprotect
Secured OTP	DBh:D8h	11		0 = not supported 1 = supported
Read Lock		12		0 = not supported 1 = supported
Permanent Lock		13		0 = not supported 1 = supported
			1	
Unused		15:14		
Unused Unused	_	15:14 31:16	FFFFh	

#### Note:

<sup>[1] (</sup>x-y-z) means I/O mode nomenclature used to indicate the number of active pins used for the instruction (x), address (y), and data (z). At the present time, the only valid Read SFDP instruction modes are: (1-1-1), (2-2-2), and (4-4-4);

<sup>[2]</sup> Wait States is required dummy clock cycles after the address bits or optional mode clocks;

<sup>[3]</sup> **Mode clocks** is optional control bits that follow the address bits. These bits are driven by the system controller if they are specified. (eg,read performance enhance toggling bits);

<sup>[4] 4</sup>KB=2^0Ch,32KB=2^0Fh,64KB=2^10h;;

<sup>[5]</sup> All unused and undefined area data is blank FFh.



#### 9.2.47 Erase Security Registers (44h)


The device offers three 2048-Byte Security Registers that can be individually erased and programmed. These registers can be adopted by the system manufacturers to store security and other important information separately from the main memory array. The instruction works similarly as the Sector Erase instruction. A Write Enable instruction must be executed before the device will accept the Erase Security Register Instruction (Status Register bit WEL must be equal to 1). The instruction sequence as follow: set /CS low→ transfer instruction(44h)→24/32-bit address→ drive /CS high.

The /CS pin must be driven high after the eighth bit of the last Byte has been latched, otherwise, the instruction will not be executed. After /CS is driven high, the self-timed Erase Security Register operation will commence for a time duration of tSE (as indicated by the Characteristics of AC).

While the Erase Security Register cycle is in progress, the Read Status Register instruction can still be accessed to check the status of the BUSY bit. The BUSY bit is 1 during the erase cycle and changes to 0 when the cycle is over and the device is ready to accept other instructions. After the Erase Security Register cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Security Register Lock Bits (LB3-1) in the Status Register-2 can be applied to OTP protection of the security registers. Once the lock bit is set to 1, the corresponding security register will be permanently locked, Erase Security Register instruction to that register will be ignored.

ADDRESS	A23/A32-16	A15-12	A11	A10-0
Security Register #1	00h	0001b	0b	Do not Care
Security Register #2	00h	0010b	0b	Do not Care
Security Register #3	00h	0011b	0b	Do not Care

Figure 9-77 Erase Security Registers Instruction (SPI Mode only) 32-Bit Address is required when the device is operating in 4-Byte Address Mode





#### 9.2.48 Program Security Registers (42h)


The Program Security Register instruction is similar to the Page Program instruction. It allows one Byte up to 2048 Bytes of security register data to be programmed on previously erased (FFh) memory locations. A Write Enable instruction must be initiated before the device will accept the Program Security Register Instruction (Status Register bit WEL=1). The instruction sequence: set /CS low  $\rightarrow$  transfer instruction(42h)  $\rightarrow$  send 24/32-bit address  $\rightarrow$  drive /CS high, demonstrated in

#### Figure 9-78.

The /CS pin must be held low for the entire duration of the instruction while data is being sent to the device. The Security Register Lock Bits (LB3-1) in the Status Register-2 can be applied to OTP protection of the security registers. Once the lock bit is set to 1, the corresponding security register will be permanently locked, and Program Security Register instruction to that register will be ignored (Section 8.1.9 can be referred to for detailed descriptions).

ADDRESS	A23/A31-16	A15-12	A11	A10-0
Security Register #1	00h	0001b	0b	Byte Address
Security Register #2	00h	0010b	0b	Byte Address
Security Register #3	00h	0011b	0b	Byte Address

Figure 9-78 Program Security Registers Instruction (SPI Mode only) 32-Bit Address is required when the device is operating in 4-Byte Address Mode





#### 9.2.49 Read Security Registers (48h)


Working similarly as the Fast Read instruction, the Read Security Register instruction, allows one or more data Bytes to be sequentially read from one of the three security registers. The instruction sequence is initiated by driving the /CS pin low and then shifting the instruction code "48h", followed by a 24/32-bit address (A23/A31-A0) and eight "dummy" clocks into the SI pin. The code and address bits are latched on the rising edge of the CLK pin. Upon receipt of the address, the data Byte of the addressed memory location will be shifted out first with the most significant bit (MSB) on the SO pin at the falling edge of CLK.

After each Byte of data has been shifted out, the Byte address is automatically added to the address of the next Byte. Once the Byte address reaches the last Byte of the register (Byte address 3FFh), it is reset to address 00h, the first Byte of the register, and continue to increment. This instruction is completed by driving /CS high. If this instruction is issued during an Erase, Program or Write cycle is in process (BUSY=1), it is ignored and will not have any effects on the current cycle. The Read Security Register instruction allows clock rates to be varied from D.C. to a maximum of FR (as indicated by the Electrical Characteristics of AC).

ADDRESS	A23/A31-16	A15-12	A11	A10-0
Security Register #1	00h	0001b	0b	Byte Address
Security Register #2	00h	0010b	0b	Byte Address
Security Register #3	00h	0011b	0b	Byte Address

Note: If the 24-bit address (A23-A0) out of the table, the data of the addressed memory location will always be FFh.

Figure 9-79 Read Security Registers Instruction (SPI Mode only) 32-Bit Address is required when the device is operating in 4-Byte Address Mode







In QPI mode, to accommodate a wide range of applications with different needs for either maximum read frequency or minimum data access latency, "Set Read Parameters (C0h)" instruction can be adopted to configure the number of dummy clocks for "Fast Read (0Bh)", "Fast Read Quad I/O (EBh)" and "Burst Read with Wrap (0Ch)" instructions, and the number of "Wrap Length" Bytes for the "Burst Read with Wrap (0Ch)" instruction can be configured.

In Standard SPI mode, the "Set Read Parameters (C0h)" instruction is not accepted. In Standard/Dual/Quad SPI mode, the dummy clocks for various Fast Read instruction are set in Dummy Cycle Bits, Status register 3 can be referred to for more details. The "Wrap Length" is set by W5-4 bit in the "Set Burst with Wrap (77h)" instruction.

After a Power-Up or Reset instruction, the default "Wrap Length" is 8 Bytes and the default number of dummy clocks is 4 for STR, 10 for DTR. The number of dummy clocks is only programmable for "Fast Read (0Bh/0Dh)", "Fast Read Quad I/O (EBh/EDh)" and "Burst Read with Wrap (0Ch/0Eh)" instructions in the QPI mode. Whenever the device is switched from SPI mode to QPI mode, the number of dummy clocks should be set again before any 0B/0Dh, EB/EDh or 0C/0Eh instructions.

		STR Fa	st Read	DTR Fast Read					
P5 -	- P4	Dummy Clocks	Max Read Freq	Dummy Clocks	Max Read Freq	P1 – P0		Wrap Length	
0	0	4	80MHz	10	108MHz	0	0	8-Byte	
0	1	6	108MHz	4	66MHz	0	1	16-Byte	
1	0	8	166MHz	6	80MHz	1	0	32-Byte	
1	1	10	166MHz	8	108MHz	1	1	64-Byte	

CLK Mode 0 Mode 0

| Instruction | Read | Paraments | Read | Rea

Figure 9-80 Set Read Parameters Instruction (QPI Mode only)

 $IO_0$ 

IO<sub>1</sub>

102

 $IO_3$ 




### 9.2.51 Burst Read with Wrap (0Ch)

The "Burst Read with Wrap (0Ch)" instruction provides an alternative way of performing a "Wrap Around" read operation in QPI mode. The instruction is similar to the "Fast Read (0Bh)" instruction in QPI mode, except that once the end boundary is reached, the addressing of the read operation will "wrap around" to the start boundary of the "Wrap Length".

The "Wrap Length" and the number of dummy clocks can be configured with the "Set Read Parameters (C0h)" instruction.

Figure 9-81 Burst Read with Wrap Instruction (QPI Mode only) 32-Bit Address is required when the device is operating in 4-Byte Address Mode





### 9.2.52 DTR Burst Read with Wrap (0Eh)

The "DTR Burst Read with Wrap (0Eh)" instruction presents an alternative method of performing a "Wrap Around" read operation in QPI mode. This instruction works similarly as the "Fast Read (0Bh)" instruction in QPI mode, except that once the end boundary is reached, the read operation is addressed "Wrap Around" to the start boundary of the "Wrap Length". The "Wrap Length" can be configured with the "Set Read Parameters (C0h)" instruction.




Figure 9-82 DTR Burst Read with Wrap Instruction (QPI Mode only)



### 9.2.53 Enter QPI Mode (38h) and Exit QPI Mode (FFh)

The XM25QH01D supports both Standard/Dual/Quad Serial Peripheral Interface (SPI) and Quad Peripheral Interface (QPI). The SPI mode and QPI mode are exclusive and the only way to switch the device from SPI mode to QPI mode is to execute the "Enter QPI (38h)" instruction.

The default state of the device upon is Standard/Dual/Quad SPI mode upon power-up. Before switching the device to QPI mode, the Quad Enable (QE) bit in Status Register-2 must be set to 1 first, and the "Enter QPI (38h)" instruction must be issued. If the Quad Enable (QE) bit is 0, the "Enter QPI (38h)" instruction will be ignored and the device will remain in SPI mode. This provides full backward compatibility with previous generations of XMC serial flash memories.

Please refer to Command Set Table 1-3 for all the commands supported in QPI mode. When the device is switched from SPI mode to QPI mode, the existing Write Enable and Program/Erase Suspend status will remain unchanged, but the Wrap Length setting will reset to default. Instruction Set Table 3 can be referred to for all the commands supported in QPI mode.

The "Exit QPI (FFh)" instruction must be sent before exiting the QPI mode and returning to the Standard/Dual/Quad SPI mode. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch (WEL) and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.






Figure 9-83 Enter QPI Instruction (SPI Mode only)









Because of the small package and pin count limitations, the device provides a software Reset instruction instead of a dedicated RESET pin. Once the Reset instruction is accepted, any on-going internal operations will be terminated and the device will return to its default power-on state and all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch (WEL) status, Program/Erase Suspend status, Read parameter setting (P7-P0) and Wrap Bit setting (W6-W4) will be lost.

"Enable Reset (66h)" and "Reset (99h)" instructions can be issued in SPI mode or QPI mode. To avoid accidental reset, these two instructions must be initiated in sequence. Any instruction other than "Reset (99h)" after the "Enable Reset (66h)" command will disable the "Reset Enable" state. A new sequence of "Enable Reset (66h)" and "Reset (99h)" is needed to reset the device. Once the Reset command is accepted by the device, the device will take approximately tSR to reset. During this period, no command will be accepted.

If there is an internal Erase or Program operation in progress or suspended while the device is receiving a Reset command sequence, data corruption may occur. It is recommended that the BUSY bit and SUS bit in the Status Register be checked before issuing a reset command sequence.





Figure 9-85 Enable Reset and Reset Instruction Sequence (SPI Mode)







# 10 ELECTRICAL CHARACTERISTICS

# 10.1 Operating Ranges<sup>[1]</sup>

			SP		
PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNIT
Supply Voltage	VCC	fc = 166MHz, fR = 108MHz	2.7	3.6	V
Supply Voltage	VCC	fc = 133MHz, fR = 80MHz	2.3	2.7	V
Ambient Temperature,	TA	Industrial	-40	+85	°C
Operating	IA IA	Industrial Plus	-40	+105	°C

Note:

[1] These parameters are characterized only

### 10.2 Absolute Maximum Ratings

PARAMETERS	SYMBOL	CONDITIONS	RANGE	UNIT
Supply Voltage	VCC		-0.6 to 4.6V	V
Transient Voltage on AnyPin	VIOT	<20nS Transient Relative to Ground	-2.0V to VCC+2.0V	V
Voltage Applied to AnyPin	VIO	Relative to Ground	-0.6 to VCC+0.4	V
Electrostatic Discharge Voltage	VESD	Human Body Model <sup>[2]</sup>	-2000 to +2000	V
Storage Temperature	TSTG		-65 to +150	°C

Note

[1] Stresses greater than those spec listed in the "Absolute Maximum Ratings" table may lead to permanent damage to the device. Exposure to absolute maximum ratings may affect device reliability. Exposure beyond absolute maximum ratings may cause permanent damage; [2] JEDEC Std JESD22-A114A (C1=100pF, R1=1500 ohms, R2=500 ohms);

### 10.3 AC Measurement Conditions

PARAMETER	SYMBOL	SF	UNIT	
PARAWETER	STWIBOL	MIN	MAX	UNIT
Load Capacitance	CL		30	pF
Input Rise and Fall Times	TR, TF		5	ns
Input Pulse Voltages	VIN	0.1 VCC	to 0.8 VCC	V
Input Timing Reference Voltages	IN	0.3 VCC to 0.7 VCC		V
Output Timing Reference Voltages	OUT	0.5 VCC	to 0.5 VCC	V

Note:

[1] Output Hi-Z is defined as the point where data out is no longer driven.




Figure 10-1 AC Measurement I/O Waveform

# 10.4 Capacitance

PARAMETER	SYMBOL	SF	PEC	UNIT
FARAWETER	STWIBOL	MIN	MAX	UNIT
Input Capacitance	CIN		24	pF
Output Capacitance	COUT		32	pF

# 10.5 Power-Up and Power-Down Timing<sup>[1]</sup>

PARAMETER	SYMBOL	SPEC		UNIT	
FARAMETER	STWIDOL	MIN	MAX	ONII	
VCC (min) to /CS Low	tVSL	1.8		ms	
Time Delay Before Write Instruction	tPUW	2.5		ms	
Write Inhibit Voltage	VWI	1.5	2.3	V	
The minimum duration for ensuring initialization will occur	tPWD	100		us	
VCC voltage needed to below VPWD for ensuring initialization will occur	VPWD		1	V	

Note:

[1] These parameters are characterized only.





Figure 10-2 Power-up Timing and Voltage Levels





### 10.5.1 Power Down Requirement

During Power-down, the system must initialize the power-up procedure only when Vcc drops below VPWD and hold a tPWD for the device to initialize correctly.




Figure 10-4 Power-Down and Power-up Requirement



# 10.6 DC Electrical Characteristics<sup>[1]</sup>

# (-40~85°C)

DADAMETED	CVMDOL	CONDITIONS		SPEC		LIMIT
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Input Leakage	ILI				±8	μΑ
I/O Leakage	ILO				±8	μΑ
Standby Current	ICC1	/CS = VCC, VIN = GND or VCC		50	120	μΑ
Power-down Current	ICC2	/CS = VCC, VIN = GND or VCC		2	40	μΑ
		CLK=0.1VCC/0.9VCC at 166MHz, Q=Open (x4 I/O)		25	45	mA
Operating Current (Read) [1]	ICC3	CLK=0.1VCC/0.9VCCat 80MHz, Q=Open (x4 I/O)		18	35	mA
		CLK=0.1VCC/0.9VCC at 108MHz, Q=Open (x4 I/O)		25	45	mA
Operating Current (PP)	ICC5	/CS = VCC		10	20	mA
Operating Current (WRSR)	ICC6	/CS = VCC		15	25	mA
Operating Current (SE,BE)	ICC7	/CS = VCC		10	20	mA
Operating Current (CE)	ICC7	/CS = VCC		20	30	mA
Input Low Voltage	VIL		-0.5		VCC x 0.3	V
Input High Voltage	VIH		VCC x 0.7		VCC + 0.4	V
Output Low Voltage	VOL	IOL = 100 μA			0.2	V
Output High Voltage	VOH	IOH = –100 μA	VCC - 0.2			V

Note:

[1] 0XFF Pattern.



# (-40~105°C)

PARAMETER	SYMBOL	CONDITIONS		SPEC		UNIT
PARAMETER	STWIBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Input Leakage	ILI				±8	μΑ
I/O Leakage	ILO				±8	μΑ
Standby Current	ICC1	/CS = VCC, VIN = GND or VCC		50	160	μА
Power-down Current	ICC2	/CS = VCC, VIN = GND or VCC		2	60	μΑ
		CLK=0.1VCC/0.9VCC at 166MHz, Q=Open (x4 I/O)		25	45	mA
Operating Current (Read) [1]	ICC3	CLK=0.1VCC/0.9VCC at 80MHz, Q=Open (x4 I/O)		18	35	mA
		CLK=0.1VCC/0.9VCC at 90MHz, Q=Open (x4 I/O) DTR		25	45	mA
Operating Current (PP)	ICC5	/CS = VCC		10	20	mA
Operating Current (WRSR)	ICC6	/CS = VCC		15	25	mA
Operating Current (SE,BE)	ICC7	/CS = VCC		10	20	mA
Operating Current (CE)	ICC7	/CS = VCC		20	30	mA
Input Low Voltage	VIL		-0.5		VCC x 0.3	V
Input High Voltage	VIH		VCC x 0.7		VCC + 0.4	V
Output Low Voltage	VOL	IOL = 100 μA			0.2	V
Output High Voltage	VOH	IOH = –100 μA	VCC - 0.2			V

Notes:

[1] 0XFF Pattern.



# 10.7 AC Electrical Characteristics [5]

# (-40~85°C)

DESCRIPTION	SYMBOL	ALT		SPEC	;	UNIT
DESCRIPTION	STWIBOL	ALI	MIN	TYP	MAX	ONIT
Serial Clock Frequency For: all commands except Read (03H, 13H) and DTR Instructions (2.7~3.6V)	fc	fC1	D.C.		166 <sup>[1]</sup>	MHz
Serial Clock Frequency For: all commands except Read (03H,13H) and DTR instructions (2.3~2.7V)	fc	fC1	D.C.		133	MHz
Serial Clock Frequency For: DTR Instructions	FR	fC2	D.C		108	MHz
Serial Clock Frequency For: Read (03H, 13H) (2.7~3.6V)	fR		D.C.		108	MHz
Serial Clock Frequency For: Read (03H, 13H) (2.3~2.7V)	fR		D.C.		80	MHz
Clock High, Low Time	tCLH, tCLL <sup>[1]</sup>		45% PC			ns
Serial Clock Rise Time (Slew Rate)	tCLCH <sup>[3]</sup>		0.1			V/ns
Serial Clock Fall Time (Slew Rate)	tCHCL <sup>[3]</sup>		0.1			V/ns
/CS Active Setup Time relative to CLK	tSLCH	tCSS	5			ns
/CS Not Active Hold Time relative to CLK	tCHSL		5			ns
Data In Setup Time	tDVCH	tDSU	2			ns
Data In Hold Time	tCHDX	tDH	3			ns
/CS Active Hold Time relative to CLK	tCHSH		5			ns
/CS Not Active Setup Time relative to CLK	tSHCH		5			ns
/CS Deselect Time (for Read)	tSHSL1	tCSH	10			ns
/CS Deselect Time (for Erase or Program or write)	tSHSL2	tCSH	30			ns
Output Disable Time	tSHQZ <sup>[3]</sup>	tDIS			6	ns
Clock Low to Output Valid for 30pF	tCLQV	tV			7	ns
Clock Low to Output Valid for 15pF	tCLQV	tV			6	ns
Output Hold Time	tCLQX	tHO	1			ns
/HOLD Active Setup Time relative to CLK	tHLCH		5			ns
/HOLD Active Hold Time relative to CLK	tCHHH		5			ns
/HOLD Not Active Setup Time relative to CLK	tHHCH		5			ns
/HOLD Not Active Hold Time relative to CLK	tCHHL		5			ns

Continued – next page AC Electrical Characteristics (cont'd)



### AC Electrical Characteristics (cont'd)

DESCRIPTION	SYMBOL	ALT		SPEC			
DESCRIPTION	STWIBOL	ALI	MIN	TYP	MAX	UNIT	
/HOLD to Output Low-Z	tHHQX <sup>[3]</sup>	tLZ			6	ns	
/HOLD to Output High-Z	tHLQZ <sup>[3]</sup>	tHZ			6	ns	
Write Protect Setup Time Before /CS Low	tWHSL <sup>[4]</sup>		20			ns	
Write Protect Hold Time After /CS High	tSHWL <sup>[4]</sup>		100			ns	
/CS High to Power-down Mode	tDP <sup>[3]</sup>				3	μs	
/CS High to Standby Mode without ID Read	tRES1[3]				30	μs	
/CS High to Standby Mode with ID Read	tRES2 <sup>[4]</sup>				30	μs	
/CS High to next Instruction after Suspend	tSUS <sup>[3]</sup>				22	μs	
Latency Between Resume And Next Suspend	tERS <sup>[2]</sup>		50			μs	
/RESET pin Low period to reset the device	tRESET <sup>[3] [5]]</sup>		1			μs	
Write Status Register Time	tW			0.03	15	ms	
Page Program Time	tPP			0.25	2	ms	
Sector Erase Time (4KB)	tSE			25	300	ms	
Block Erase Time (32KB)	tBE1			80	800	ms	
Block Erase Time (64KB)	tBE2			120	1000	ms	
Chip Erase Time	tCE <sup>[7]</sup>			50 <sup>[7]</sup>	300	s	
Reset Latency(BUSY = write operation)	t <sub>SR</sub>				28	μs	
Reset Latency(BUSY = read operation)	t <sub>SR</sub>				0.3	μs	
Reset Latency(BUSY = erase operation)	t <sub>SR</sub>				12	ms	

#### Note:

- [1] For EBh command, the start alignment address should keep [A1,A0]=(0,0);
- [2] Clock high or Clock low must be more than or equal to 45% Pc. Pc=1/fc(max);
- [3] Value guaranteed by design and/or characterization, not 100% tested in production;
- [4] Only applicable as a constraint for a Write Status Register instruction when SRP[1:0]=(0,1);
- [5] It's possible to reset the device with shorter tRESET (as short as a few hundred ns), a 1us minimum is recommended to ensure reliable operation;

Rev1.0 Issue Date: 2025/03/12

- [6] The address alignment for Dual/Qual IO read with default dummy;
- [7] For Blank Flash (FFh pattern), the chip erase typical time will be 3s.



### (-40~105°C)

DESCRIPTION	SYMBOL	ALT		SPEC		UNIT
DESCRIPTION	STWIBOL	ALI	MIN	TYP	MAX	UNIT
Serial Clock Frequency For: all commands except Read (03H, 13H) and DTR Instructions (2.7~3.6V)	fc	fC1	D.C.		166 <sup>[1]</sup>	MHz
Serial Clock Frequency For: all commands except Read (03H,13H) and DTR instructions (2.3~2.7V)	fc	fC1	D.C.		133	MHz
Serial Clock Frequency For: DTR Instructions	FR	fC2	D.C		108	MHz
Serial Clock Frequency For: Read (03H, 13H) (2.7~3.6V)	fR		D.C.		108	MHz
Serial Clock Frequency For: Read (03H, 13H) (2.3~2.7V)	fR		D.C.		80	MHz
Clock High, Low Time	tCLH, tCLL <sup>[2]</sup>		45% PC			ns
Serial Clock Rise Time (Slew Rate)	tCLCH <sup>[3]</sup>		0.1			V/ns
Serial Clock Fall Time (Slew Rate)	tCHCL <sup>[3]</sup>		0.1			V/ns
/CS Active Setup Time relative to CLK	tSLCH	tCSS	5			ns
/CS Not Active Hold Time relative to CLK	tCHSL		5			ns
Data In Setup Time	tDVCH	tDSU	2			ns
Data In Hold Time	tCHDX	tDH	3			ns
/CS Active Hold Time relative to CLK	tCHSH		5			ns
/CS Not Active Setup Time relative to CLK	tSHCH		5			ns
/CS Deselect Time (for Read)	tSHSL1	tCSH	10			ns
/CS Deselect Time (for Erase or Program or write)	tSHSL2	tCSH	30			ns
Output Disable Time	tSHQZ <sup>[3]</sup>	tDIS			6	ns
Clock Low to Output Valid for 30pF	tCLQV	tV			7	ns
Clock Low to Output Valid for 15pF	tCLQV	tV			6	ns
Output Hold Time	tCLQX	tHO	1			ns
/HOLD Active Setup Time relative to CLK	tHLCH		5			ns
/HOLD Active Hold Time relative to CLK	tCHHH		5			ns
/HOLD Not Active Setup Time relative to CLK	tHHCH		5			ns
/HOLD Not Active Hold Time relative to CLK	tCHHL		5			ns

Continued – next page AC Electrical Characteristics (cont'd)



### AC Electrical Characteristics (cont'd)


DESCRIPTION	SYMBOL	ALT		SPEC	;	UNIT
DESCRIPTION	STWIBOL	ALI	MIN	TYP	MAX	UNIT
/HOLD to Output Low-Z	tHHQX <sup>[3]</sup>	tLZ			6	ns
/HOLD to Output High-Z	tHLQZ <sup>[3]</sup>	tHZ			6	ns
Write Protect Setup Time Before /CS Low	tWHSL <sup>[4]</sup>		20			ns
Write Protect Hold Time After /CS High	tSHWL <sup>[4]</sup>		100			ns
/CS High to Power-down Mode	tDP <sup>[3]</sup>				3	μs
/CS High to Standby Mode without ID Read	tRES1 <sup>[3]</sup>				30	μs
/CS High to Standby Mode with ID Read	tRES2 <sup>[3]</sup>				30	μs
/CS High to next Instruction after Suspend	tSUS <sup>[3]</sup>				22	μs
Latency Between Resume And Next Suspend	tERS <sup>[2]</sup>		50			μs
/RESET pin Low period to reset the device	tRESET [3] [5]		1			μs
Write Status Register Time	tW			0.03	15	ms
Page Program Time	tPP			0.25	2	ms
Sector Erase Time (4KB)	tSE			25	300	ms
Block Erase Time (32KB)	tBE1			80	800	ms
Block Erase Time (64KB)	tBE2			120	1000	ms
Chip Erase Time	tCE			50 <sup>[7]</sup>	300	s
Reset Latency(BUSY = write operation)	t <sub>SR</sub>				28	μs
Reset Latency(BUSY = read operation)	t <sub>SR</sub>				0.3	μs
Reset Latency(BUSY = erase operation)	t <sub>SR</sub>				12	ms

### Note:


- [1] For EBh command, the start alignment address should keep [A1,A0]=(0,0);
- [2] Clock high or Clock low must be more than or equal to 45% Pc. Pc=1/fc(max);
- [3] Value guaranteed by design and/or characterization, not 100% tested in production;
- $\begin{tabular}{l} \textbf{[4] Only applicable as a constraint for a Write Status Register instruction when SRP[1:0]=(0,1);} \end{tabular}$
- [5] It's possible to reset the device with shorter tRESET (as short as a few hundred ns), a 1us minimum is recommended to ensure reliable operation;
- [6] The address alignment for Dual/Qual IO read with default dummy;
- [7] For Blank Flash (FFh pattern),the chip erase typical time will be 3s




# 10.8 Serial Output Timing




## 10.9 Serial Input Timing



# 10.10 /HOLD Timing




# 10.11 /WP Timing





# 11 PACKAGE SPECIFICATIONS


# 11.1 SOP 300mil 16L (Package Code K)



Symbol	Millimeters Symbol			Inches			
Symbol	Min	Nom	Max	Min	Nom	Max	
Α	2.35		2.65	0.093		0.104	
A1	0.1		0.3	0.004		0.012	
b	0.31		0.51	0.013		0.020	
С	0.23		0.32	0.009		0.013	
D	10.10		10.50	0.398		0.413	
E1	7.40		7.60	0.291		0.299	
Е	10.00		10.63	0.394		0.419	
е		1.27 BSC		0.050 BSC			
L	0.40		1.27	0.016		0.050	
h	0.25		0.75	0.010		0.030	
θ	0°		8°	0°		8°	




# 11.2 WSON 6x8 8L (Package Code X)



Symbol		Millimeters		Inches			
Symbol	Min	Nom	Max	Min	Nom	Max	
А	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0.00	0.02	0.05	0.000	0.001	0.002	
b	0.35	0.40	0.48	0.014	0.016	0.019	
С		0.20 REF			0.008 REF		
D	7.90	8.00	8.10	0.311	0.315	0.319	
D2	3.30	3.40	3.50	0.130	0.134	0.138	
E	5.90	6.00	6.10	0.232	0.236	0.240	
E1	4.20	4.30	4.40	0.165	0.169	0.173	
е		1.27			0.050		
L	0.40	0.50	0.60	0.016	0.020	0.024	
у	0.00		0.050	0.000		0.002	



# 11.3 TFBGA 6x8 24ball (Package Code B2, 5x5 ball array)



Symbol		Dimension (mm	)	I	Dimension (incl	n)		
Symbol	Min	Nom	Max	Min	Nom	Max		
А	-	-	1.20	-	-	0.047		
A1	0.25	0.30	0.35	0.010	0.012	0.014		
A2	-	0.79	-	-	0.030	1		
А3		0.53 BSC			0.021 BSC			
С	0.22	0.26	0.30	0.009	0.010	0.012		
b	0.35	0.40	0.45	0.014	0.016	0.018		
D	7.90	8.00	8.10	0.311	0.315	0.319		
D1		4.00 BSC			0.157 BSC			
Е	5.90	6.00	6.10	0.232	0.236	0.240		
E1		4.00 BSC			0.157 BSC			
SE		1.00 TYP			0.039 TYP			
SD		1.00 TYP		0.039 TYP				
е		1.00 BSC		0.039 BSC				
ccc	-	-	0.10	-	-	0.0039		



# **12 REVISION LIST**

Revision NO	DESCRIPTION	Date
0.1	preliminary version	2022/09/14
0.2	Update preliminary version	2024/07/15
0.3	Update AC/DC Electrical Characteristics	2024/12/19
1.0	Remove preliminary version	2025/03/12

Rev1.0 Issue Date: 2025/03/12



### **IMPORTANT NOTICE**

### **XMC Proprietary and Confidential**

This specification is confidential and is subject to any XMC handbook or terms of use provided or made available to the customer. This specification is subject to change and/or being updated without notice. The customer assumes sole and exclusive responsibility for compliance with safety, environmental, export, trade, and other applicable laws and regulations with respect to this specification. In addition, the customer assumes sole and exclusive responsibility for any use, embedded or otherwise, of device(s) described by this specification in any medical, aviation, nuclear, or ultra-hazardous applications, as well as in applications that could cause property damage, bodily injury, or death. All specifications are subject to change without notice.